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1. Introduction
1.1. Motivation of This Work
During the last two decades, there has been no event that would have affected as
many people as the cultural changes related to public mobile wireless communications
all around the world. For example, GSM (Global System for Mobile communications)
is the most popular standard for mobile phones in the world. Its promoter, the GSM
Association, estimates that 82% of the global mobile market uses the standard. GSM
is used by over 3 billion people across more than 212 countries and territories. With
communication technology developing in different parts of the world and powerfully
driven trend by different economic interests, a large variety of communication meth-
ods and standards have been matured. The numerous standards defined for wireless
communication have the different signal bandwidths and a demand of the different
dynamic ranges.
Today, mobile terminals such as cellular phones (GSM/UMTS/WCDMA), PDAs
and notebooks need to take seamless access to a multitude of available services through
a single mobile terminal. This increases the demands of multistandard and multimode
architectures. Since the next generation mobile communication (4G) is a collection
of wireless standards, the final form of a 4G device will constitute various standards.
This can be efficiently realized using software-defined radio (SDR) technology, which
is categorized to the area of the radio convergence. The multistandard and multimode
radio-frequency (RF) transceivers work in switchable parallel paths or reconfigurable
architectures which are embedded on a chip. The switchable parallel architecture can
reduce power consumption, but it increases the chip area. On the other hand, the
reconfigurable architecture can reduce both power and chip area but increases circuit
complexity.
The mobile multimedia communication (MMC) where voice, data and streamed mul-
timedia can be given to users on an "Anytime, Anywhere" basis, brings the requirement
of high-speed data processing, and makes demand of wideband signal processing in mo-
bile terminals.
The limited battery life and online access with communication networks need to
have reduced power consumption in the mobile terminals. Therefore, the terminals
have to be designed with low power architectures and circuit techniques. For the sake
of low cost in mobile terminals, off-chip components and highly precise components
such as SAW filter should be reduced or replaced into the chip which are produced
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by a standard CMOS technology. CMOS circuit techniques with high integration
are thus required. With rapid development of CMOS technology, the transistor size
continuously scales down, and therefore the supply voltage of mobile terminals will be
reduced. This leads the additional design efforts for low supply voltage application.
It is important to choose a feasible transceiver architecture which satisfies above
requirements, such as multistandard and multimode, high speed and wideband, high
integration, low power, low voltage and deep submicron. Analog-to-digital converter
(ADC) and digital-to-analog converter (DAC) provide the interface between analog
and digital blocks in RF transceivers. Therefore, ADCs and DACs should also be
designed, satisfying the mentioned demands.
1.2. Goal of This Work
Sigma-delta (Σ∆) ADC is a method for encoding high resolution signals into lower
resolution signals using pulse-density modulation. This technique has found increasing
use in a range of modern electronic components, such as ADCs and DACs, frequency
synthesizers, switched mode power supplies and motor controls. One of the earliest
and most widespread uses of sigma-delta modulator (Σ∆M) is in data conversion for
wireless [HLH+02] and wireline [dRdlRPV+04] applications as well as audio [FWG01],
industrial measurement [BP98] and biosensor read-out [AVG+07]. An ADC or DAC
circuit which implements this technique can easily achieve very high resolution, using
low-cost CMOS processes and digital signal processing techniques. For this reason,
even though it was first presented in the early 1960s, it is only in recent years that it
has come into widespread use with improvements in silicon technology and the large
digital signal processing circuitry. Almost all analog integrated circuit vendors offer
sigma delta converters.
In RF receivers, AD conversion can be implemented by using Σ∆ ADCs which
have inherently high resolution due to the oversampling and noise shaping techniques.
Especially, continuous-time (CT)-quadrature bandpass (QBP) Σ∆Ms are suited in
low-IF receivers which have several advantages of wireless architecture.
In this work, we will focus the implementation of CT-QBP Σ∆M for low-IF receivers.
The goal of this work is to design CT-QBP Σ∆M which is aimed for low power and
low voltage.
1.3. Structure of This Work
The outline of this work is as follows:
• Following this introduction, Chapter 2 will give more details on the background
of this work. Starting from the consideration concerning with RF integrated
receiver architectures, their advantages and disadvantages will be compared. In
2
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next section, Σ∆M are categorized and estimated, based on previously pub-
lished literatures. Why CT-QBP Σ∆M is desired for wireless communication is
described in Chapter 2.
• Chapter 3 gives the design methodology for CT-QBP Σ∆Ms which have started
CT optimized loop filter and afterward discrete-time equivalents are obtained
and estimated. Finally the simulation method in Matlab is discussed.
• Chapter 4 illustrates the implementation of the polyphase filter by frequency
shifting from the lowpass filter. For the sake of low power and low voltage,
the polyphase filter with capacitive feedforward summation is proposed. In the
last section, the implementation of the fourth-order polyphase filter is listed as
example.
• Chapter 5 analyses the effects of nonidealities, such as finite gain bandwidth of
the amplifiers, excess loop delay, mismatched loop delay, clock jitter and mis-
match in multi-bit DAC bank. Based on theoretical consideration, the methods
to compensate and reduce the effects of nonidealities are proposed.
• Chapter 6 presents examples for applications of this work. Wideband CT-
QBP Σ∆M for the reconfigurable multimode GPS/Galileo receiver, and high-
resolution medium-band CT-QBP Σ∆M for GSM/EDGE receiver are designed
and illustrated. They contain polyphase filter with capacitive feedforward sum-
mation proposed in Chapter 4.
• Chapter 7 shows the measurement results of the test chips which were designed
in a 0.25 µm CMOS technology. The measurement results demonstrate the
effectiveness of the proposed CT-QBP Σ∆Ms for low-IF receivers.
• Chapter 8 concludes this thesis with a brief summary of the work.
3
1. Introduction
4
2. Overview of RF Receivers and
Σ∆Ms
This chapter will first give a brief overview on integrated receiver architectures for
wireless communication. Continuous-time sigma-delta modulators which can be ap-
plied in wireless receivers will be presented. The problems which should be solved in
this work will be finally summarized.
2.1. Integrated Receiver Architectures
In wireless communication, the receiver systems operate typically with carrier fre-
quencies at many hundreds of megahertz to several gigahertz. Directly converting
the antenna signals to digital form in an integrated analog-to-digital converter (ADC)
would require large sensitivity, selectivity, and very high conversion speed. Therefore,
the received radio frequency (RF) signals have to be converted to lower frequencies,
for signal processing step like channels selection, amplification and data conversion.
2.1.1. Superheterodyne Receiver
The superheterodyne mode is most commonly employed in current wireless communi-
cation and its operating way is very well known [Raz01], [RFP+06], [CWW07].
An example is shown in Figure 2.1. The out-of-band blocking signals are suppressed
by an off-chip RF bandpass filter placed after the antenna. The signal is then amplified
by a low noise amplifier (LNA). The bandpass filter is usually insufficient to attenuate
the signal at the image frequency to the system noise level, so a second off-chip image
filter is inserted prior to the mixer. The mixer with a tunable local oscillator (LO1)
downconverts the desired signal from the RF to an intermediate frequency (IF).
Once the signal is downconverted to IF, it has to be filtered in order to extract
the wanted signal from the neighboring channels. The off-chip high-Q filter is used
for channel selection. A second downconversion mixer translates the selected signal
to baseband and the signal is filtered further by integrated lowpass channel selection
filter. Then, the signal is converted to the digital signal by an ADC. Finally it is
demodulated by the digital signal processor (DSP).
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Figure 2.1.: Superheterodyne receiver architecture
In this architecture, even though more analog integrated IF filters were published
[AAW+04], [ZTJ+04], for most applications they are still not good enough. Off-chip
passive components provide filters with a high-Q factor. This results in good perfor-
mance for both sensitivity and selectivity and makes the heterodyne architecture a
common choice. However, off-chip filtering comes to the price of extra signal buffering
(typically driving 50 Ohm load), increasing complexity, higher power consumption and
larger size.
2.1.2. Zero-IF Receiver
In zero-IF (Homodyne) receiver architectures, the wanted signal is directly downcon-
verted to baseband. The IF is chosen to be zero. Because of its simplicity, it appears
to offer one of the best opportunities for integrated systems. Some examples of its
use in wireless systems do exist today [LLM+06],[MLD+08], but it is not as simple in
practice. Figure 2.2 shows this architecture. An off-chip RF bandpass filter is placed
at the input for band selection. The LNA’s output is passed to the mixer. The LNA
must be able to handle the same dynamic range as for the superheterodyne architec-
ture and it must have enough gain to amplify weak signal above the noise of the mixer.
The mixer converts the received signal directly to baseband. Channel selection is done
by tuning the frequency of the LO to the center of the desirable channel, making the
image equal to the desirable channel. Hence, the problem of images is not present, and
the off-chip IF filter can be omitted. The subsequent channel filtering can be carried
out by lowpass baseband filter, in order to remove neighboring channels or interferers
prior to ADC. Because all channel energy is untreated before channel filtering, this
channel filter and ADC have a sharp cutoff profile and high linearity, respectively.
The main issue in zero-IF is the DC offsets which are created during the downcon-
version [Fau02]. It is mainly a result of the crosstalk between the RF and LO inputs
6
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Figure 2.2.: Homodyne receiver architecture
of the mixer. If one of these mixer inputs contains the same signal component as the
other, the multiplication gives a DC (or almost DC) signal. Caused by leakage from
the local oscillator to the LNA or vice versa, self-mixing will corrupt the baseband
signal at DC. Furthermore, the offsets by self-mixing are time-varying-offsets. These
offsets need to be compensated. One technique is to disregard a small part of the
signal band close to DC and employ a high-pass filter with very sharp cutoff at low
corner frequency. This requires large time constants and hence, large capacitor. It
is only practical for wide-band applications. For narrow-band applications, it would
cause large performance losses. Compensation can be carried out either prior to the
ADC or in the digital domain using digital-to analog conversion in a feedback path.
Because of direct conversion to DC, the zero-IF receivers are more susceptible to
disturbances arising from I/Q phase mismatches, nonlinearities and flicker noise than
heterodyne designs [Fau02],[VS08],[MLD+08]. To alleviate the performance loss, ad-
ditional circuitry and design efforts are required. However, there is no need for image
rejection or other off-chip filters. Its monolithic integration capabilities make the zero-
IF architecture an attractive alternative for wireless receivers.
2.1.3. Low-IF Receiver
The development of low-IF receiver starts from the perception that it must be possible
to realize a receiver which combines the advantages of above both known receiver
types [CS98b], [AIO02], [BFC+02], [GMPMOG08], [Gro08], [MPJ+08]. Figure 2.3
shows the example of the low-IF receiver architecture. An off-chip bandpass filter
performs band selection prior to amplification by the LNA. In order to overcome the
drawbacks associated with the zero-IF architecture, the RF signal is downconverted
to a frequency close to baseband, but not including DC (typically between several
100 kHz and a few megahertz, i.e., one or two times the signal band). Hence the
7
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problem of DC-offset is eliminated, and the effects of flicker noise of MOS transistors
and distortion are notably reduced.
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Figure 2.3.: Low-IF receiver architecture
The wanted and mirrored signals are downconverted to the IF, but both signals are
not superimposed on each other due to complex combination. If the wanted signal
is situated at positive or negative frequencies, the mirrored signal would be inversely
situated at negative or positive frequencies. Therefore, the problem of images is not
presented as zero-IF architecture. Furthermore, the downconversion is done in a single
step and all subsequent filtering can be performed on-chip. This improves integration
capabilities. Similar to zero-IF, a tuneable local oscillator selects the desirable RF
channel through mixing. However, the image from downconversion is now different
from the wanted signal and it has to be taken care of processing after the mixing
stage. This can be achieved with an integrated polyphase filter (sometimes called
complex filter), or real bandpass filter.
In low-IF receivers using polyphase filter, the mirrored signal is firstly suppressed
with the polyphase filter which is centered around IF. After the polyphase filter, the
wanted signal is separated from the neighboring channels and is ready for sampling.
The required dynamic range (DR) of the ADC is the same as for zero-IF receiver.
On the other hand, in low-IF receiver using a real bandpass filter, the filter is used
to separate both the wanted and the mirrored signals from their neighbors. After the
bandpass filter, the signal is ready for sampling. In this case, not only the wanted
signal, but also the wanted signal together with the mirrored signal, is sampled. The
mirrored signal can be 20-30 dB higher than the wanted signal. In high-quality appli-
cations, the 4-5 extra bit precision in the ADC DR is required more than polyphase
filter. Finally the mirrored signal is removed by lowpass filter in the digital domain.
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2.2. CT Sigma-Delta Modulators
The performance of digital signal processing and communication systems is generally
limited by the precision of the digital input signal which is achieved at the interface
between analog and digital information. The AD conversion technology based on
Σ∆ modulation is a cost effective alternative for high resolution (greater than 12
bits) converters which can be ultimately integrated on digital signal processor ICs. A
requirement of analog-to-digital interfaces is compatibility with VLSI technology, in
order to provide monolithic integration of both the analog and digital sections on a
single chip. Since Σ∆ ADCs are based on digital filtering techniques, almost 90% of the
chip is implemented in digital circuitry which enhances the prospect of compatibility.
In general, Σ∆ ADCs consist of the modulator and the decimator. The former works
in mixed signal domain, while the later works in digital domain. In wireless communi-
cation, the decimation of the oversampled digital signal can be implemented by DSP.
Σ∆Ms have two techniques such as oversampling and noise shaping. The oversampling
technique effectively reduces floor noise power and noise shaping technique moves the
passband noise reduced by oversampling to high frequency. Therefore, Σ∆ ADC is a
most effective alternative.
There are two possibilities to design Σ∆Ms; one is discrete-time (DT) implementa-
tion based on switched-capacitor (SC), the other is CT implementation. The earliest
implementations of Σ∆Ms used CT loop filters, but since the advent of SC circuits in
1980s the majority of Σ∆Ms have been constructed with SC loop filters. SC filters are
attractive because they exhibit both good accuracy and good linearity. In addition,
the different equations which describe SC circuit are dependent of the clock rate, and
hence the transfer function of SC circuits is scaled naturally with the clock freqency.
In contrast to the discrete-time (DT) loop filters, CT filters generally have inferior
linearity and accuracy. The RC-products (time-constants) of a CT filter are subjected
to large variation and furthermore do not track the clock rate. Despite the above
disadvantages, the Σ∆Ms employing CT elements in their loop filters are appearing
frequently in both the literature and the marketplace. Especially, CT Σ∆Ms are widely
used in wireless and wireline communication [Kap03], [YS04], [AKP+06], [PDGH+04],
[SDRP04]. The reasons are as follows:
• In CT architectures, an anti-aliasing filter can be removed because CT loop filter
acts as anti-aliasing filter. Thus, it provides a reduced power consumption and
chip area.
• Due to the sampled processing in SC techniques, the loop filters need integrators
with high gain bandwidth product (GBW)[TMRPW03] and high slew rate for
step impulse response. They increase the power consumption of the amplifiers,
therefore, total power of the modulator.
• DT Σ∆Ms are not suited for wideband and high speed application[PDGH+04].
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Due to the demand of relaxed sampling in CT Σ∆Ms, it is possible to implement
high-speed, wide-band data conversion. In practice, a CT modulator can operate
with a clock frequency (and thus achieved wide signal bandwidth) which is 2-4
times faster than the frequency which can be achieved with SC techniques.
• Performance limitations which are introduced by signal swing dependent on-
resistance of the switches, glitch-induced noise and the generated digital switch-
ing noise can be less problematic [OG06].
Hence, in this overview, the implementation of CT Σ∆Ms will be focused for the
sake of the design of CT quadrature bandpass (CT-QBP) Σ∆M. There are three kinds
of CT Σ∆Ms, such as the lowpass, the real bandpass and quadrature bandpass Σ∆Ms.
2.2.1. CT Lowpass Σ∆M
The design methodology of CT lowpass Σ∆Ms is well known[NST96],[ST04]. Figure
2.4 shows CT lowpass Σ∆M. It consists of a CT loop filterH(s), a sampler, a quantizer,
and a feedback DAC. The quantization error is suppressed by the feedback loop and
removed from the analog bandwidth.
lowpass filter
H(s)
G(s) v[n]y[n]
v(t)
u(t) e[n]Ts
y(t)
DAC(s)
Figure 2.4.: Architecture of CT lowpass Σ∆M.
In superheterodyne and homodyne receivers, the received signals are down-coverted
into the baseband by the mixers. Therefore, CT baseband Σ∆Ms based on the lowpass
loop filter are widely used in wireless applications [DKG+05], [SDRP04], [BvdZDH00].
CT lowpass Σ∆Ms have also been employed in wireline applications such as xDSL
[PDGH+04], [dRdlRPV+04], [dlREPV+05], as well as, audio application [FWG01],
industrial measurement [BP98] and biosensor array readout [AVG+07].
Unfortunately, CT lowpass Σ∆Ms suffer from the baseband noise sources such as
1/f noise and DC offset which are introduced by transistors and amplifiers, therefore
the performance of modulator can be reduced. Furthermore, for low-IF receivers, the
AD conversion by CT lowpass Σ∆Ms is inadequate.
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2.2.2. CT Real Bandpass Σ∆M
CT real bandpass (CT-RBP) Σ∆Ms have been used to digitize the IF signal in wireless
receivers [GS98], [HK00]. These modulators are based on CT real bandpass filter as
shown in Figure 2.5. Compared to CT lowpass Σ∆Ms, BP Σ∆Ms have the advan-
tages of being free from interferences such as DC offset, 1/f noise and relaxed I/Q
mismatch. CT-RBP Σ∆Ms can be realized by OpAmp-RC, transconductor-C (Gm-C)
and inductance-capacitance (LC) filters. In general, the IF signal is centered at 1/4 of
real bandpass filter
resonator
v[n]y[n]
v(t)
u(t) e[n]Ts
y(t)
DAC(s)
Figure 2.5.: Architecture of CT-RBP Σ∆M.
the sampling clock fs. A high resonance quality factor is needed for high resolution
CT-RBP Σ∆Ms. Therefore, the resonators with OpAmp-RC and Gm-C are limited
in some applications. Furthermore, in order to obtain the same performance with
quadrature bandpass Σ∆M, the order of CT-RBP Σ∆M should be increased twice as
much as counterpart [CS98b]. LC filter-based converters have generally been relied on
off-chip inductors since it is difficult to construct linear high Q LC resonators on chip,
increasing the cost.
2.2.3. CT Quadrature Bandpass Σ∆M
CT quadrature bandpass sigma-delta modulators (CT-QBP Σ∆Ms) offer the best fa-
vorable opportunity for AD conversion implementation in low-IF receivers [HLH+02],
[EBRB03], [KJZ+07]. It is based on polyphase filters as shown in Figure 2.6. There
are several advantages as follows:
• An anti-aliasing filter can be removed because CT polyphase filter acts as anti-
aliasing filter.
• It is possible to realize high-speed and wideband conversion due to the CT im-
plementation.
• CT-QBP Σ∆Ms directly perform the AD conversion of quadrature analog I/Q
signal within the signal bandwidth around IF. Therefore, they make a freedom
from problem of 1/f noise and DC offsets.
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• AD conversion with programmable bandpass and IF is possible.
• In contrast to RBP Σ∆Ms, the hardware cost reduces by one-half, with relaxed
modulator criterion.
polyphase
filter
complex bandpass filter
complex signal
v(t)
u(t)
y(t) y[n]
DAC(s)
Ts
e[n]
v[n]
Figure 2.6.: Architecture of CT-QBP Σ∆M.
Analog polyphase filter can be done with all available implementation techniques for fil-
ters, as there are OpAmp-RC [HLH+02],[KJZ+07], Gm-C [AKP+06],[EBRB03], OTA-
RC, MOSFET-C, and SC[JMS97]. Which technique is most appropriate depends on
specification imposed by the application.
The low-IF receiver architecture is best suited for wireless applications, because it
combines the advantages of the other architectures. Especially, CT-QBP Σ∆Ms are
suited in low-IF receivers. In some low-IF applications, the channel selection filter for
suppressing neighbors can be removed [HLH+02], because the high-Q polyphase filter
for CT-QBP Σ∆Ms can suppress them as shown in Figure 2.7.
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Figure 2.7.: CT-QBP Σ∆M in low-IF receivers.
Therefore, in this work, we will focus on the implementation of CT-QBP Σ∆M for
low-IF receivers. For this goal, the following problems will be studied:
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• The design methodology for CT-QBP Σ∆M will be theoretically completed as a
closed-form. Until now, the design methodology for CT lowpass [Can85], [SZ96],
[CS99b], [BAB90], [Hor90] and CT-RBP Σ∆Ms [AL04],[GS98], [HK00] have been
comparatively known to CT-QBP Σ∆M.
• The simulation method of CT-QBP Σ∆Ms in Matlab will be presented. In
this work, the Delta-Sigma Toolbox [ST04] will be extended into complex signal
domain.
• The polyphase filter for low power and low voltage applications will be proposed.
• The nonideal effects of CT-QBP Σ∆Ms, such as finite gain bandwidth product,
excess loop delay and mismatched loop delay, clock jitter and nonlinearity by
multibit DAC will be theoretically discussed and the methods for compensation
or reducing will be proposed.
• The reconfigurable multimode, wideband CT-QBP Σ∆M for GPS/Galileo low-
IF receiver, and high-resolution medium-band CT-QBP Σ∆M for GSM/EDGE
low-IF receiver will be presented as applications. The measurement results will
prove the effectiveness of the proposed CT-QBP Σ∆Ms for low-IF receivers.
13
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3. Design of CT-QBP Σ∆M
This chapter illustrates design methods for CT-QBP Σ∆Ms which are based on impulse
invariance transformation. The possible design methods are discussed and compared
in order to find out effective design method. In inverse method, starting from CT
loop filter that is optimized in the CT-domain, the equivalent DT loop filter and
noise shaping transfer function are calculated and estimated by criteria for modulator
stability. In addition, simulation method for CT-QBP Σ∆Ms is presented which are
an extension to the Delta-Sigma Toolbox to the complex domain.
3.1. Design Methodology
In this section, the possible design methods will be discussed for CT-QBP Σ∆M and
their advantages are summarized.
There are three possibilities for the design of CT-QBP Σ∆Ms; a direct method, an
indirect method and an inverse method as shown in Figure 3.1. Starting point is the
system specification and the final result is generally the CT polyphase filter.
In the first step of these methods, the lowpass noise shaping transfer function
NTFLP (z) is calculated for CT-QBP Σ∆M design. Assuming a center frequency,
fc, equal to zero, the modulator parameters such as modulator order (n), quantizer
resolution (B) and oversampling ratio (OSR) are chosen from Equation (3.1) in order
to ensure the DR of an targeted modulator,
DR2 =
3
2
· 2n+ 1
pi2n
· (2B − 1)2 ·OSR2n+1. (3.1)
This equation gives a theoretical limit of achievable DR. However, it should be noted
that this equation is more correct for the NTFLP (z) with zeros located at DC, rather
than for the NTFLP (z) with the zeros spread over analog bandwidth.
The method reported in [NST96] allows to setNTFLP (z) infinite norm, such that the
modulator becomes stable. For single-bit modulators, the following critical limitation
may be applied for the NTFLP (z) design,
‖NTFLP (z)‖∞ < 1.5. (3.2)
but this criterion is only empirical, neither a necessity nor a sufficiency. The above
criterion is warranted by pole locations of the NTFLP (z). The poles should be placed
15
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CT loop filter 
    topology
end
system
specifications
end end
CT−domain
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DT−domain
Inverse method
Indirect method
Direct method
HˆLP (s)
H(s− jwc; k1, ..., kn)
H´LP (s)
H´PPF (s)
NTFQBP (z) ´NTFQBP (z)
NTFLP (z)
H(s; k1, ..., kn)
H´DPPF (z)HDPPF (z)
HPPF (s)
s → s− jwc
HˆPPF (s)
z → z · e−jwcTs
´NTFQBP (z) = OK
s → s− jwc
HˆDLP (z)
Figure 3.1.: Design methodology for CT-QBP Σ∆M.
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within a unit circle. This criterion is sufficient condition, but not necessary. In addi-
tional, the poles of the NTFLP (z) should be selected such that the effects of excess
loop delay[HL03] and clock jitter[HWPDG04] are reduced.
From a demand of the analog bandwidth, fB, of the given system, the zero placement
of the NTFLP (z) is determined. For a narrow bandwidth such as audio, industrial
measurement and biosensor readout applications, all zeros of the NTFLP (z) can be
located at DC. For broad band applications such as multimedia, wireless and wireline
an optimized zero placement allows to reduce the in-band noise power. The optimized
zero placement with the different modulator order was reported in [NST96].
The CT loop filter can be selected as MASH or single loop architecture. Due to mis-
match between the analog and digital coefficients in MASH architectures [dRdlRPV+04],
[OGM05a] the single loop architecture such as CIFB and CIFF topologies is desirable
for the sake of the CT polyphase filter design. The CT loop filter topology is selected
from modulator electrical specifications such as power consumption, supply voltage
and schematic complexity and chip area.
Based on the chosen modulator order, CT loop filter topology and zero placement
of the NTFLP (z), the lowpass filter H(s; k1, ..., kn) is computed. Here, k1, ..., kn are
feedback or feedforward coefficients of the CT loop filter which are differently deter-
mined in each method. The poles of the CT loop filter corresponds to zeros of the
NTFLP (z).
3.1.1. Direct Method
3.1.1.1. NTFQBP (z) for QBP Σ∆M
The noise shaping transfer function NTFQBP (z) for QBP Σ∆M can be translated
from the above NTFLP (z), taking the center frequency, fc, into account:
NTFQBP (z) = NTFLP (z · e−j2pifc/fs). (3.3)
The poles and zeros of the NTFLP (z) are rotated from DC to fc in the z-plane and
the frequency respone of NTFLP (z) is shifted to center frequency for the NTFQBP (z)
as shown in Figure 3.2. In an ideal case, the translated NTFQBP (z) still maintains
the lowpass modulator characteristics such as the DR and the maximum SNR, except
for the passband which is centered around fc.
3.1.1.2. CT Complex Loop Filter HPPF (s)
Polyphase filter for CT-QBP Σ∆ modulators is derived by using CT-DT transforma-
tion from the DT polyphase filter HDPPF (z) which is defined as follows:
HDPPF (z) =
1
NTFQBP (z)
− 1. (3.4)
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Figure 3.2.: Magnitude response and placement of pole (×) and zero (o) of the
NTFQBP (z).
In order to obtain the CT polyphase filter, the CT loop filter H(s; k1, ..., kn) is
translated by jwc in the s-plane (more detailed in chapter 3), and its result is H(s−
jwc; k1, ..., kn). The feedback or feedforward coefficients k1, ..., kn of the CT loop filter
topology are calculated by CT-DT transformation from the DT prototype HDPPF (z).
The purpose of CT-DT transformation is to find the loop filter which implements
the NTF designed in DT-domain. Impulse invariance transformation [Can85] based on
mapping between impulse responses of two CT and DT equivalent systems, is mainly
used in CT lowpass Σ∆Ms. That is because it fits better with the modulator behavior.
R. Schreier proposed a methodology based on this transformation in [SZ96]. In this
paper the linear blocks of CT Σ∆M was described using the state space representation.
Since then, there have been many publications about CT lowpass Σ∆Ms. Most of them
were summarized in [CS99b]. Besides the impulse-invariance transformation, there are
bilinear transformation[BAB90] and modified Z-transformation [Hor90], which are also
based on equivalent between two systems. The impulse invariance transformation is
defined in CT-QBP Σ∆M as follows:
Z−1{HDPPF (z)} = L−1{DAC(s) ·H(s− jwc; k1, ..., kn)}|t=nTs . (3.5)
where DAC(s) is the feedback DAC analog impulse. Return-to-zero (RZ), half de-
layed RZ (HRZ) and non-return-to-zero (NRZ) feedback DAC impulses [CS99b] can
18
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be selected and the cosine analog waveform might be chosen to reduce the clock jitter
[LL02]. From the above equation, the feedback or feedforward coefficients k1, ..., kn of
the loop filter topology, is computed and, hence, the polyphase filter HPPF (s) finally
obtained.
The advantage of this design method is that the obtained polyphase filter HPPF (s)
is correctly matched with the NTFQBP (z), with no relation to fc. Unfortunately, the
coefficients k1, ..., kn in this design method are complex numbers because the feedback
analog pulse DAC(s) is still at DC [RDMRW05]. The complex coefficients are imple-
mented by cross-coupling [HLH+02], similar to the complex integrator and it increases
the circuit complexity and the chip area.
3.1.2. Indirect Method
In the indirect method, the general procedures [NST96],[ST04],[OG06] for CT lowpass
Σ∆M are applied as shown in Figure 3.1. Starting from the NTFLP (z), through CT-
DT transformation the CT lowpass loop filter HˆLP (s) and its coefficients are calculated.
Next, the lowpass filter HˆLP (s) is translated by frequency shifting to HˆPPF (s).
The advantage of this design method is that the feedback or feedforward coefficients
k1, ..., kn can be obtained as real values, because the coefficient calculation is carried out
by means of the lowpass filter with real coefficients. Therefore, hardware complexity
in the schematic implementation, is reduced. The main shortcoming of this design
method is that, for a higher fc, the obtained polyphase filter HˆPPF (s) is not matched
with ideal NTFQBP (z) anymore, degrading performance and modulator stability.
There is another weakness in the above two deign methods. As long as they are based
on the DT noise transfer functions and started from DT-domain, the system is usually
optimized for DT purposes, without taking care of some effects that inherently occurs
on CT domain, such as excess loop delay[CS99b], clock jitter [OGM05b], especially
finite gain bandwidth (GBW) [CKE06] and DC gain [JF04] of the CT loop filter.
3.1.3. Inverse Method
The above design procedures can be inversely applied. Firstly, the CT loop filter
is properly selected, afterwards by means of impulse invariance transformation, the
equivalent DT loop filter H´DPPF (z) and the ´NTFQBP (z). The integrator scales and
loop filter coefficients in optimization step is iteratively modified until the ´NTFQBP (z)
is adequate for stability margin.
3.1.3.1. Optimization Process
In the optimization process, the integrator scales and feedback or feedforward coeffi-
cients are selected according to the following criteria:
19
3. Design of CT-QBP Σ∆M
• The spreads of the selected integrator scales and coefficients should be as small
as possible, in order to reduce the coefficient mismatch error and chip area.
• The selected coefficients should be real values, not complex, in order to decrease
circuit complexity and chip area.
• The phase margin of the CT loop filter H´LP (s) should be as large as possible, in
order to ensure stability and reduce excess loop delay effect.
• The integrator scales should be optimally chosen in order to reduce the effect of
finite gain bandwidth and DC gain of active elements (see section 5.1).
• The closed loop system 1/(1+H´LP (s)) should be causal and stable. The stability
of the close loop system depends on zero locations of H´LP (s) and the following
conditions are satisfied.
Re[pi(: pole)⇐ (1 + H´LP (s) = 0)] < 0. (3.6)
• The infinity norm gives the peak gain of the frequency response and it also affects
the stability of the modulator. Therefore, it should be
‖1/(1 + H´LP (s))‖∞ = 1. (3.7)
The above described criteria depend on the zero placement of the CT lowpass filter.
The zero placement of H´LP (s) is determined by the integrator scales and the feedback
coefficients for the CIFB topology or the feedforward coefficients for the CIFF topology.
Note that through the optimization process, the pole placement which is obtained from
zero placement of the NTFLP (z) in the z-domain is still preserved in the s-domain.
Next, the H´LP (s) is translated by frequency shifting to the H´PPF (s) (see chapter 4).
3.1.3.2. CT-DT Equivalents
In this design step, the DT equivalent H´DPPF (z) is inversely designed from CT pro-
totype H´PPF (s) rather than usual. Figure 3.3 shows the open loop block diagram
which contains the excess delay in loop, Td. The impulse invariance transformation
considered excess loop delay is employed to find out DT equivalent filters as follows:
Z−1{H´DPPF (z)} = L−1{DAC(s) · e−Td·s · H´PPF (s)}|nTs . (3.8)
As a result of transformation, the poles of H´DPPF (z) are denoted as:
zk = e
skTs . (3.9)
where sk is the pole of the CT polyphase filter H´PPF (s).
20
3.1. Design Methodology
DAC(s)
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y[n]v[n]
Td
Figure 3.3.: CT-DT equivalent diagram.
3.1.3.3. Estimation of ´NTFQBP (z)
The ´NTFQBP (z) is calculated by means of a linear model [RDMRW05].
´NTFQBP =
1
1 + H´DPPF (z)
(3.10)
This linear model guarantees that the zero placement of ´NTFQBP (z) is identical to the
pole location of H´DPPF (z). Therefore, all zeros are centered around ejwcTs in the z-
plane. Note that zero placement of the ´NTFQBP (z) is identical to that of NTFQBP (z),
but the pole placement differs from each other.
The in-band quantization noise power of the modulators mainly depends on the zero
placement, otherwise, the stability of the modulator depends on the pole placement.
Even though the pole placement differs from that of NTFQBP (z), the ´NTFQBP (z)
can give the same performance as NTFQBP (z), provided that zero placement is equal
to each other and the stability of ´NTFQBP (z) is ensured. Therefore, the obtained
´NTFQBP (z) is verified with the following criteria.
‖ ´NTFQBP (z)‖∞ < 1.5. (3.11)
|pk; ´NTFQBP (z)′s pole| < 1. (3.12)
When the ´NTFQBP (z) deviates from the above established criteria, the integrator
scales and/or coefficients of the loop filter, H´LP (s), should be renewed so that the final
´NTFQBP (z) is desirable.
This method gives lots of allowances for optimized circuit design in CT domain,
because it starts from the CT polyphase filter design. Therefore, this design technique
might be more accurate and practical for the sake of CT Σ∆M. However, for a higher
center frequency, the obtained ´NTFQBP (z)may not ensure the above criteria anymore,
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degrading the performance and modulator stability.
Indirect and inverse methods for CT-QBP Σ∆M design are well suited if the ratio
of the center frequency fc to sample clock fs is small, because the CT polyphase
filters with only real coefficients can provide desirable modulator performance. In this
work, we used the inverse method for CT-QBP Σ∆M design, because it starts from
CT-domain and is optimized in CT-domain.
3.2. Simulation for CT-QBP Σ∆M
The Delta-Sigma Toolbox [ST04] which has been described by Matlab source code, is
widely used in the design of Σ∆M. But, it is restricted to the generation and simulation
of lowpass and real bandpass Σ∆ ADCs whose transfer functions are defined in the real
domain. The transfer functions of QBP Σ∆Ms are defined in complex domain, i.e.,
polynomials with complex coefficients. Therefore, we propose the simulation methods
for CT-QBP Σ∆M in Matlab [JKH07].
Here, the simulation procedure will follow the inverse design method. As mentioned
above, the polyphase filter can be obtained from the optimized lowpass filter. A second-
order CT-QBP Σ∆M which has the center frequency of 2 MHz, the bandwidth of 1
MHz and the sample clock of 64 MHz is shown as simulation example.
OSR=64; N = 10000;
fc=2e6; fB=1e6; wc=2*pi*fc; fs=fB*OSR; Ts=1/fs;
nlev=2; % when nlev=2, single-bit quantizer
%%%% normalization %%%%
fcnorm = ceil(fc/fs*N);
fB = ceil(fB/fs*N);
ftest=fcnorm+(1/3)*fB;
u = 0.5*cos(2*pi*ftest/N*[0:N-1])+j*0.5*sin(2*pi*ftest/N*[0:N-1]);
%%%% CT transfer function %%%%
[HPPF, pnum,pden] =CTpolypassfilter()
BW=0.5*fB;
echo off; figure; clf; hold on;
CTBodeplot(HPPF,BW);
CTBodeplot(1/(1+HPPF),BW);
%%%% DT transfer function %%%%
alpha=0; beta=1; %\ NRZ feedback DAC pulse
[r, p, k] = residue(pnum,pden);
[ HDT ] = DTFunc( p(1),p(2),r(1),r(2), alpha,beta, Ts);
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%%%% noise shaping transfer function %%%%
NTF=1/(1+HDT);
echo off; figure; clf; hold on;
DTBodeplot(HDT,BW,Ts);
DTBodeplot(NTF,BW,Ts);
NTF_PZ(NTF,’b’,15,10);
%%%% modulator output bit-steams %%%%
GDT=c2d(HPPF, Ts, ’matched’);
v = PPFsimulateDSM_RjQ(HDT,GDT,u,N,nlev);
%%%% SNR Estimation form bit-streams %%%%
snr=PPFplotdsmsnr(v,u,N,Nftest,Nfc,NfB,OSR);
In first step, the simulation parameters are used as input, such as OSR, sample number
for calculation (N), center frequency, bandwidth, quantizer level number (nlev). After
normalization by sample frequency, the polyphase filter is computed by frequency
shifting from the lowpass filter. The poles of the lowpass filter are obtained from
specifications as shown in the above section. The computed polyphase filter and its
closed loop filter are plotted.
Next, the DT polyphase filter is derived by using DTFunc from the impulse invari-
ance transformation. The function, DTFunc can also be applied to calculation of the
transfer function which represents excess loop delay and the different feedback DAC
pulses such as NRZ, RZ and HRZ. The equivalent NTF is calculated by linear model
from the DT equivalent loop filter, HDT . The stability margin is estimated in the
z-domain as shown in Equation 3.11 and 3.12. If the obtained NTF is not enough to
ensure modulator stability, the CT loop filter should be changed with the feedforward
or feedback coefficients so that modulator would be stable, even in case of higher excess
loop delay.
After the estimation of the NTF, the modulator output bit-streams are simulated.
Based on the state space matrix description, the modulator bit-streams with multibit
or single-bit quantizer are calculated by using the complex quantizer. Finally, the
ideal SNR is obtained. Here, the output spectrum is plotted by using the Fast Fourier
Transformation (FFT) with Hanning window. In order to calculate the SNR, the rms
of the noise tones within the passband and the input signal tone are estimated in
frequency domain.
The above simulation procedure can be applied to any modulator, with no restric-
tion to modulator order, topology, feedback DAC pulse, multi- or single-bit quantizer,
center frequency, and bandwidth. The detailed sub-routines are listed in Appendix A
In this chapter, the possible design methodologies have been compared. The inverse
method is desirable for the design of CT-QBP Σ∆M. Starting from CT loop filter
optimization, the equivalent noise shaping transfer function is finally calculated and
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its stability margin is estimated. Because of the optimization in the CT-domain, this
method gives to designer lots of flexibilities for circuit design in CT domain. When
the ratio of the center frequency to the sampling frequency is not too large, using the
feedforward or feedback coefficients with real values, the desirable SNR and stability
margin can be obtained, while decreasing circuit complexity and chip area. In order
to estimate the targeted modulator performances, the simulation method by Matlab
code has been presented in Matlab. This is an extension of the Delta-Sigma Toolbox
into the complex domain.
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Topology
This chapter presents a strategy for successful polyphase filter design for CT-QBP
Σ∆Ms. Based on a lowpass filter with a chain of integrators with weighted capacitive
feedforward summation (CICFF) topology - which is suited for implementation in low
power applications - analytical equations are derived [KRJ+08]. A new compensation
scheme is proposed and implemented by cross-coupling additional resistors, without
the necessity of extra active components.
4.1. Overview for Polyphase Filter
A polyphase filter for quadrature bandpass Σ∆ modulators can be obtained by trans-
lating a lowpass filter transfer function from DC to the desired intermediate frequency
(wc = 2pifc).
HPPF (jw) = HLP (jw − jwc). (4.1)
This translation moves all poles and zeros in the s-plane to positions centered around
Figure 4.1.: Implementation of the polyphase filter by frequency shifting from the low-
pass filter.
the intermediate frequency. Figure 4.1 shows the frequency shifting of the transfer func-
tion of the lowpass filter HLP (s). This can be implemented by cross-couplings between
the outputs and inputs of the integrators of the two lowpass filters [HLH+02],[CS98b].
The implementation of single polyphase filter is shown in Figure 4.2. The single
polyphase filter transfer function is
HPPF (jw) =
1
1 + jw/w0 − jwc/w0 . (4.2)
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Figure 4.2.: Single polyphase filter obtained by two lowpass filters.
In general, a high order lowpass filter has a filter transfer function with complex
conjugated pairs of poles and zeros. This implies that the lowpass filter has a pass-
band at positive and negative frequencies. In contrast to that (since all poles and
zeros in a polyphase filter transfer function HPPF (s) are moved by jwc from original
points in s-plane), the polyphase filter has a transfer function with complex, but not
conjugated-complex poles and zeros. This leads to a passband only at positive or
negative frequencies centered around wc.
Since the polyphase filter for CT-QBP Σ∆ modulators can be obtained from CT
lowpass filter, the characteristics of the lowpass Σ∆ modulators are preserved in QBP
Σ∆M as well, except for different center frequency. This implies that the selection of
lowpass filter is a main key for design of QBP Σ∆ modulators.
Loop-filter architecture selection is a design step, no matter which is the employed
design technique, e.g., direct, indirect or inverse design method. The architecture is
chosen according to hardware restrictions, power consumption, distortion and noise
consideration. There are two possible architecture for Σ∆M; one is a MASH architec-
ture and the other is a single loop architecture.
Many Σ∆Ms have been designed by using MASH architectures [MPVRV99], [OGM05a],
[dlREPV+05], [MPSS98]. MASH architecture is a cascaded combination with second
and/or first-order modulators. Therefore, the whole architecture has several loop fil-
ters with second or first-order and quantizers. The quantizer noise generated at each
stage is remodulated and shaped by next one. The main advantage of this architecture
is the unconditional stability for even large input signal level and any initial condition.
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Furthermore, the placement of the multibit DAC at the last stage can reduce the DAC
nonlinearity, because the DAC nonlinearity error is shaped with an adequate order
which depends on MASH architecture [dRdlRPV+04]. But, in CT-QBP Σ∆M designs,
the use of MASH architecture has been rarely seen in literatures, because the main
drawback of this architecture is a mismatch between analog and digital coefficients and
it causes the irrevocable channel mismatch error in CT-QBP Σ∆Ms.
In addition, high DC gain amplifiers, typically 90 dB, are required in order to min-
imize integrator leakage[JF04]. To achieve high DC gain, the amplifiers often require
multiple gain stages or gain boosting techniques, which lead to more area and power
consumption. With advanced CMOS processes, the size of transistor is scaled down
and, therefore, the power supply voltage becomes lower. This makes the design of such
amplifiers even more difficult. Thus, MASH architecture might not be a feasible choice
for low-power and low-voltage applications.
The single-loop architecture is one of the possible options for Σ∆Ms [ST04] [PDGH+04],
[MPSS98]. To construct a high order Σ∆Ms, in the single-loop architecture, the sim-
plest method is to cascade several integrators. Thus, the DC gain of the feedforward
path is very high and this architecture does not require high DC gain. Two main
single-loop topologies exist as shown in Figure 4.3: a) the chain of integrators with
distributed feedback (CIFB) and b) the chain of integrators with weighted feedforward
summation (CIFF).
The drawback of the single loop is instability with the order of the loop. Although
stability can be improved by using multibit quantizers and carefully choosing the co-
efficient values, it is still difficult to design a stable single-loop Σ∆M higher than third
order. The most effective solution is to insert the feedforward paths of the input-signal
(feedforward path with coefficients li in Figure 4.3). Therefore, most of the input
signal bypasses rather than the integrator chain. The small residual signal and quan-
tizer error are passed through the integrators, increasing stability[SDRP04]. But, in
the opinion of author, it can only be effective in DT Σ∆M, because the loop filters
in CT Σ∆Ms don’t act as an anti-aliasing filter, especially not for directly bypassed
input signal prior to the quantizer. Therefore, it may require an additional filter for
anti-aliasing of the directly feedforward input signal.
In Figure 4.3, ai is a scale of the i-th integrator and ki is a feedback coefficient in
CIFB and a feedforward coefficient in CIFF topology, which are determined to ensure
the modulator stability. The feedback coefficients bi are used to make local feedback
loops, in order to minimize the in-band noise power[NST96]. These make the optimized
zeros in the NTF which are spread over modulator bandwidth. In wideband applica-
tions, the NTF with the spread zero placement is often used [PDGH+04], [KJZ+07].
When bi = 0, the zeros are located at zero frequency-DC in case of lowpass NTF.
This zero placement is mainly used in narrow bandwidth applications, such as audio.
Feedforward coefficients, li only have influence on signal transfer function (STF).
The CIFB topology is commonly used in implementation of Σ∆M[HLH+02], [CJ06].
The distributed feedback DACs are used to ensure stability of the cascaded integrators
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Figure 4.3.: Lowpass CT Σ∆M architecture with CIFB a) and CIFF toplogy b).
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in feedforward path. The main advantage of the CIFB topology is that it is easy to
implement with low sensitivity to component variations. The main disadvantage of this
topology is that the signals at the output of the integrators are a function of the input
signal, resulting in two effects. First, the signal swing at the output of the integrators is
large, making their implementation in low-voltage more difficult. Second, the amplifier
nonlinearities generate harmonic distortion that depends on the input-signal.
In the CIFF topology[YS04], [PNR+04], in contrast to CIFB, the feedforward paths
can be used to establish stability, while requiring one feedback DAC pulse. For the
sake of the design of CT-QBP Σ∆Ms, the CIFF topology has several advantages as
follows:
• The swing at the integrator outputs reduces significantly and the output spec-
trum shows less harmonic distortion.
• The effects of excess loop delay and clock jitter can be reduced, because the CIFF
topology has one feedback path and, therefore, has one noise source from excess
loop delay and feedback DAC clock uncertainty.
• The demand of slew rate, settling time and finite gain bandwidth product ex-
cept for the first amplifier can be relaxed, while decreasing power consumption.
Especially, the effects by finite GBW can be decreased, because the resistors for
feedback DACs can reduce an equivalent input resistor of the integrators and
therefore the deviation from the center frequency is increased (see section 5.1).
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Figure 4.4.: Loop filter with capacitive feedforward structure.
Although CIFF topology has several benefits, it needs extra components for feedfor-
ward summation, and thus additional power consumption. This can be overcome by
the chain of integrators with capacitive feedforward summation (CICFF), which is re-
ally CIFF topology, but only difference is in summation [DKG+05], [SDRP04]. The
main advantage of this structure is the elimination of the feedforward summation am-
plifier at the output of the loop and hence consumes no additional power in feedforward
branches as shown in Figure 4.4. In contrast to the feedforward summation structure
with transconductor amplifiers [EBRB03], the feedforward coefficients are inherently
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linear. The feedforward coefficients are determined as ki = Ck,i/Cn, where Ck,i is
feedforward capacitor and Cn is the integrating capacitor of the last stage.
The CICFF topology can also be applied to polyphase filter design, but demands
careful considerations. In this work, we will focus the implementation of CT-QBP
Σ∆M based on the polyphase filter with CICFF topology, because it is suited for
low-power and low-voltage.
4.2. Lowpass Filter with CICFF topology
Figure 4.5.: Loop filter with capacitive feedforward structure.
In this section, analytical expressions of a lowpass filter with the CICFF topology are
calculated. An even-order lowpass filter with the CICFF topology is shown in Figure
4.5. It consists of a cascade of (n−1) stages with local feedback loops and a final stage
with additional capacitive feedforward summation. Each single stage with its local
feedback loop corresponds to a second-order lowpass filter. The difference between
CIFF and CICFF topology is only in the implementation of the summation. It should
be noted that the CICFF topology is an implementation of the CIFF topology. In case
of CICFF topologies the summation is implemented by capacitive combinations in the
last local feedback loop, in contrast to the summation by additional active components
in CIFF topologies. Hence, the output functions of the (n− 1) stages are identical in
both variants.
Figure 4.6 shows the ith-stage of Figure 4.5, where the input and output of the
ith-stage are connections from the output of the previous stage to the input of the
following stage. Without loss of generality, a lossy integrator is chosen, according to
[HLH+02] and [CS98b]. Note that for an ideal integrator, gi = 0, (i = 1 : n) in Figure
4.5 or RP,i = ∞, (i = 1 : n) in Figure 4.6. The output functions of any stage with a
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Figure 4.6.: Local feedback loop.
local feedback loop (except the summation stage) can be obtained as follows:
y2i−1 = HLP,2i−1(s) · y2i−2 =
w0,i
√
Ai(s+
w0,i
Qi
)
(s+
w0,i
Qi
+ jw0,i)(s+
w0,i
Qi
− jw0,i)
· y2i−2, (4.3)
y2i = HLP,2i(s) · y2i−2 =
w20,iAi
(s+
w0,i
Qi
+ jw0,i)(s+
w0,i
Qi
− jw0,i)
· y2i−2, (4.4)
i = 1 : (n− 1)
with w20,i = a2i · bi, Qi =
√
bi/gi, Ai = 1/bi, ai = 1/RiCi, gi = Ri/RP,i and bi = Ri/RF,i.
The capacitive feedforward summation is implemented by capacitive combinations
as shown in Figure 4.7. Except for the output y2n−1, all outputs are connected to
capacitors related to the feedforward coefficients. They are summed at the input of
the second integrator in the last stage. The summation for the output of y2n−1 is
realized in front of the final local feedback loop - with the first integrator of the final
stage which has y2n−2 as input for summation [DKG+05]. The local feedback loop with
capacitive feedforward summation can be described as
y2n−2(t)
Rn
+
summation︷ ︸︸ ︷
Ck,2n−1
dy2n−2
dt
= Cn
dy2n−1(t)
dt
+
y2n−1(t)
RP,n
+
y2n(t)
RF,n
, (4.5)
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y2n−1(t)
Rn
+
summation︷ ︸︸ ︷
2n−2∑
i=1
Ck,i
dyi(t)
dt
= Cn
dy2n(t)
dt
+
y2n(t)
RP,n
. (4.6)
In Equation (4.5) and (4.6), the second terms on the left side of these equations are
the ones corresponding to summation. Now, applying the Laplace transformation to
Equation (4.5) and (4.6), we can obtain the final output function in the s-domain as
follows:
y2n = HLP (s) · y0 = HLP,n(s) · y2n−2 +HLP,s(s) ·
2n−2∑
i=1
ki · yi, (4.7)
with ki = Ck,i/Cn (i = 1 : 2n − 2). The feedforward coefficients ki correspond to the
ratios of the feedforward capacitor (Ck,i) to the integrating capacitor (Cn) of the lossy
integrator in the last stage. HLP,n(s) and HLP,s(s) are the transfer functions, which
are calculated from considerations of the local feedback loop and summation. They
can be expressed as follows:
HLP,n(s) =
k2n−1 · w0,n
√
Ans+ w
2
0,nAn
(s+
w0,n
Qn
+ jw0,n)(s+
w0,n
Qn
− jw0,n)
, (4.8)
HLP,s(s) =
s(s+
w0,n
Qn
)
(s+
w0,n
Qn
+ jw0,n)(s+
w0,n
Qn
− jw0,n)
, (4.9)
with k2n−1 = Ck,2n−1/Cn for y2n−1, and k2n = 1 for y2n. To avoid resonator damping
in the last stage, a distinctive summation for y2n−1 is implemented [DKG+05].
Figure 4.7.: Implementation of capacitive feedforward summation.
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The lowpass filter with the CICFF topology can be characterized as recursive combi-
nations by Equation (4.3), (4.5) and (4.7). The order of the numerator of the transfer
function HLP (s) is (2n−1), while the order of the denominator DLP (s) is 2n as follows:
DLP (s) =
n∏
i=1
[(s+
w0,i
Qi
+ jw0,i)(s+
w0,i
Qi
− jw0,i)]. (4.10)
From the above Equation, we can calculate the poles of the lowpass filter, which only
depend upon the circuit components in each local feedback loop and are independent
of the feedforward coefficients.
CIFF topologies, that are equivalent to the CICFF, can be obtained by mapping of
transfer functions. In CIFF topologies, the summation of all stages which have local
feedback loops is implemented by a linear combination of all outputs. The structure
of the denominator in both of them are the same as Equation (4.3). Therefore, the
coefficients of the polynomial in the numerators need to be identified. For example,
in a fourth-order lowpass filter, mapping the coefficients between CIFF and CICFF
topologies can be denoted as follows, provided that both local feedback loops have
identical circuit parameters.
k´1 = k1,
k´2 = k2 − k1g2a2/a1,
k´3 = k3 − k2g2 − k1(g22 + g1g2 + b2 − 2g22a2/a1),
k´4 = 1− k3g2 − k2b2 − k1[(a2/a1 − 1)g32 +
+ b2(g1 − g2 − g2a2/a1)], (4.11)
where k´1, k´2, k´3 and k´4 are the feedforward coefficients of the CIFF topology. They are
slightly lower than those of CICFF, except for k´1. Using Equation (4.11), a CICFF
topology can be simulated using its CIFF equivalent. This mapping relationship can
also be applied for polyphase filters with CIFF and CICFF topologies.
Until now, only even order lowpass filter with the CICFF topology have been ex-
plained. Fortunately, any odd order lowpass filter with the CICFF topology can be
considered by a cascade of one lossy integrator and an even order lowpass filter. Since
the transfer function can be easily derived from above analytical description, it is not
especially mentioned here.
4.3. Polyphase Filter with CICFF topology
A polyphase filter for quadrature bandpass Σ∆ modulators can be implemented by
transforming a lowpass filter from DC to the desired intermediate frequency. This can
be implemented by a cross-coupling between the outputs and inputs of the integrators
of the lowpass filters [Mar04],[CS98b]. Though the method of cross-coupling quadra-
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ture integrators as well as mathematical approaches in order to realize polyphase filter
are common, it is practically only possible for CIFB and conventional CIFF topologies.
Here, we propose an implementation of a polyphase filter derived from a lowpass filter
with CICFF topology.
Figure 4.8.: Cross-coupling in cascaded local feedback loops.
As shown in section II, a lowpass filter with the CICFF topology consists of two
parts: one is a cascaded combination of the local feedback loops, the other one is
a combination of the capacitive feedforward summation scheme and a local feedback
loop. In case of the first (n−1) stages with only local feedback loops based on frequency
translation of Equation (4.1), the output functions can be obtained from Equations
(4.3) and (4.5) as follows:
y2i−1 = HPPF,2i−1(s) · y2i−2 =
w0,i
√
Ai(s+
w0,i
Qi
− jwc) · y2i−2
(s+
w0,i
Qi
− jwc + jw0,i)(s+ w0,i
Qi
− jwc − jw0,i)
,(4.12)
y2i = HPPF,2i(s) · y2i−2 =
w20,iAi · y2i−2
(s+
w0,i
Qi
− jwc + jw0,i)(s+ w0,i
Qi
− jwc − jw0,i)
. (4.13)
Note that all outputs of the polyphase filter are complex signals (yi = yI,i + jyQ,i).
From Equation (4.12) and (4.13), it can be seen that all poles and zeros of the transfer
functions are moved by jwc in the s-plane. Moving the intermediate frequency wc can
be implemented by using cross-coupling combinations between inputs and outputs in
quadrature integrators (in this case, quadrature lossy integrators) like that of CIFF
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and CIFB topologies. Figure 4.8 shows the cross-coupling combination in cascaded
(n − 1) stages with normal feedback loops, where ci (i = 1 : n − 1) are the cross-
coupling coefficients and are described as RC,i/Ri. The normal cross-coupling resistors
RC,i are chosen to satisfy wc = 1/(RC,iCi) (i = 1 : n− 1).
In case of the final stage, which comprises the capacitive summation as well as a
local feedback loop, careful considerations for the translation to center frequency are
necessary. Based on the transformation of Equation 4.1, the final output function,
which is moved by jwc in the s-plane can be obtained from Equations (4.7)-(4.9) as
follows:
y2n = HPPF (s) · y0 = HPPF,n(s) · y2n−2 +HPPF,s(s) ·
2n−2∑
i=1
kiyi, (4.14)
HPPF,n(s) =
k2n−1w0,n
√
An(s− jwc) + w20,nAn
(s+
w0,n
Qn
− jwc + jw0,n)(s+ w0,n
Qn
− jwc − jw0,n)
, (4.15)
HPPF,s(s) =
(s− jwc)(s+ w0,n
Qn
− jwc)
(s+
w0,n
Qn
− jwc + jw0,n)(s+ w0,n
Qn
− jwc − jw0,n)
. (4.16)
From Equations (4.14)-(4.16), it can be shown that the poles and zeros of the polyphase
filter HPPF with CICFF topology are moved by jwc in the s-plane. Note that these are
results from the direct frequency translation, hence all characteristics of the lowpass
filter are preserved in the polyphase filter, except for the new center frequency of the
passband. More important is how to realize the full schematic to satisfy Equations
(4.14)-(4.16). In consideration of (4.14), the output functions, yi (i = 1 : 2n−2), of the
front stages have already been centered around jwc by the cross-coupling combinations
of the quadrature lossy integrators as shown in Figure 4.8.
An important task is to solve the translation of the transfer functions, HPPF,n(s)
and HPPF,s(s). A full schematic for the last stage requires not only cross-couplings for
the quadrature lossy integrators within the local feedback loop, but also compensation
cross-couplings for the capacitive summation. By conventional cross-coupling applied
to the lossy integrators, the poles in HPPF,n(s) and HPPF,s(s) can be moved, but
moving the zeros introduced by the capacitive summation is impossible. Hence, the
compensation scheme for moving the zeros to center frequency has to provide additional
elements to account for the capacitive summation. Recalling the lowpass filter with
the CICFF topology, the zeros of HPPF,n(s) and HPPF,s(s) are introduced by the
second terms on the left-hand sides in Equations (4.5) and (4.6). It implies that zeros
caused by capacitive summation should also be moved by jwc. Equations (4.5) and
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Figure 4.9.: Compensation cross-couplings in last stage. Here yi = yI,i + jyQ,i.
(4.6) have to be replaced by Equations (4.17) and (4.18) for the polyphase filter with
CICFF topology. They contain cross-coupling terms for moving the poles in the local
feedback loop, as well as for moving the zeros caused by capacitive summation.
y2n−2(t)
Rn
+
summation/compensation︷ ︸︸ ︷[
Ck,2n−1
dy2n−2
dt
− j y2n−2(t)
RS,2n−1
]
=
Cn
dy2n−1(t)
dt
− j y2n−1(t)
RC,n
+
y2n−1(t)
RP,n
+
y2n(t)
RF,n
, (4.17)
y2n−1(t)
Rn
+
summation/compensation︷ ︸︸ ︷[2n−2∑
i=1
(Ck,i
dyi(t)
dt
− j yi(t)
RS,i
)
]
=
Cn
dy2n(t)
dt
− j y2n(t)
RC,n
+
y2n(t)
RP,n
. (4.18)
The second terms on the right-hand side of Equations (4.17) and (4.18) represent
cross-couplings for moving the poles in local feedback loop, which provide for wc =
1/(RC,nCn). Since the second terms on the left-hand side are for the summation, the
third terms ensation terms on the left-hand side of Equation (4.17) and (4.18) are
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inserted for summation. Similar to the above consideration of moving the poles, all
of the zeros in the final output function can be moved to jwc in the s-plane provided
that wc = 1/(RS,iCk,i) (i = 1 : 2n− 1).
From Equations (4.17) and (4.18), a scheme with compensation cross-couplings as
well as normal cross-couplings can be directly obtained. Figure 4.9 shows a compen-
sation cross-coupling scheme in the last stage of a polyphase filter with the CICFF
topology. The compensation scheme for moving the zeros to center frequency is imple-
mented by inserting resistors RS,i according to Equations (4.17) and (4.18). Applying
the Laplace transformation to Equations (4.17) and (4.18), the same analytical ex-
pressions in the s-plane as Equations (4.14)-(4.16) can be obtained. The resistors for
cross-coupling compensation are chosen by RS,i = RC,n/ki(i = 1 : 2n− 1).
Finally, by combination of Figures 4.8 and 4.9, all zeros and poles in the lowpass filter
with the CICFF topology are placed around the center frequency in the s-plane. Hence,
the resulting polyphase filter has a passband only at positive frequencies centered
around wc. Its bandwidth depends on the maximum value of the resonator frequencies,
f0,i = w0,i/2pi (i = 1 : n).
Until now, only even-order polyphase filters with capacitive feedforward summation
were considered. The shown analytical procedure and the compensation scheme can
be adapted to any CICFF topology, regardless of the integrator type (ideal or lossy)
and even whether the last stage is a local feedback loop or an integrator alone. Note,
that for an ideal integrator,
w0,i
Qi
= 0 in Equations (4.12)-(4.16).
4.4. Implementation of Polyphase Filter
The fourth-order polyphase filter with the CICFF topology is discussed as a design
example. The fourth-order polyphase filter has two local feedback loops and three
capacitive summation components. The transfer function can be fully described from
Equations (4.12)-(4.16) as follows:
HPPF,4(s) = N(s)/D(s),
D(s) =
2∏
i=1
[(s+
w0,i
Qi
− jwc + jw0,i) · (s+ w0,i
Qi
− jwc − jw0,i)],
N(s) = (s− jwc)(s+ w0,2
Q2
− jwc) · [k1w0,1
√
A1(s+
w0,1
Q1
− jwc) + k2w20,1A1] +
+ w20A1[k3w0,2
√
A2(s− jwc) + w20,2A2], (4.19)
where w20,i = (Ri/RF,i)/(RiCi)2, wc = 1/(RC,iCi), Qi = (RP,i/Ri)
√
Ri/RF,i, Ai =
RF,i/Ri, ki = Ck,i/C2. Figure 4.10 shows a full schematic of a fourth-order polyphase
filter with the CICFF topology for a fourth-order CT-QBP Σ∆M, which has three sets
of resistors for compensation cross-couplings for the translation of zeros, where the
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Figure 4.10.: Fourth-order polyphase filter with the CICFF topology.
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compensation resistors are RS,i = RC,2/ki (i = 1 : 3).
The resonance frequencies of a fourth-order lowpass filter with the CICFF topology
can be obtained from an optimized placement of zeros in the NTFLP as mentioned in
Chapter 3. The imaginary part of two conjugated-complex poles which dominate the
resonance frequencies in two local feedback loops were chosen as
w0,1,LP = ±0.74156wB,
w0,2,LP = ±0.42636wB. (4.20)
The scale values of the integrators ai and the feedback coefficients bi can be calculated
from the resonance frequencies, within a limitation imposed by the permissible chip
design. The feedback coefficients, gi of the lossy integrators which changes the in-band
minimum level and the out-of band maximum of the NTFLP , significantly affect the
stability and the quality factor. Especially, it increases the in-band minimum level of
the NTF, so that the in-band quantization noise increases. The feedback coefficient gi
is determined from the noise budget and stability margin.
The resonance frequencies of two local feedback loops for the fourth-order polyphase
filter are moved to center frequency as follows:
w0,1,PPF = ±0.74156wB + wc,
w0,2,PPF = ±0.46236wB + wc. (4.21)
The resonator frequency of two local feedback loops are then√
(R1/RF,1)/(R1C1)
2 = 0.74156wB,√
(R2/RF,2)/(R2C2)
2 = 0.46236wB. (4.22)
This placement of the poles in the polyphase filter is not affected by the coefficients
k1, k2 and k3. The placement of the zeros depend differently on the the feedforward
coefficients k1, k2 and k3. For the fourth-order polyphase filter, zeros are three complex
values centered around jwc. In this simulation k1 = 1, k2 = 1 and k3 = 0.8 were chosen.
The amplitude and phase responses of the transfer function HPPF,4(s) which are
shifted from a lowpass filter, are shown in Figure 4.11. The filter has a bandwidth of
1.0 MHz and the center frequency is 2 MHz. At that time, the phase margin of H(s)
is 45.9o. The component values used in the design example are listed in Table 4.1.
For the polyphase filter without compensation - only with the cross-couplings of
quadrature integrators - the asymmetries in HPPF,4(s) and therefore an equivalent DT
NTFQBP are also introduced, which are due to moving the poles to center frequency,
but remaining the zeros centered around DC.
Figure 4.12 shows the placement of the poles and zeros of the equivalent NTFQBP
from the polyphase filter, which is derived by inverse design method and is defined as
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Table 4.1.: Component values
Component list Values
R1, C1 17.176 kΩ, 5 pF
RP,1, RF,1 858.80 kΩ, 429.40 kΩ
R2, C2 41.327 kΩ, 5 pF
RP,2, RF,2 826.54 kΩ, 1.3638 MΩ
RC,1 = RC,2 = RC,3 = RC,4 15.915 kΩ
RS,1 = RS,2, Ck,1 = Ck,2 15.915 kΩ, 5 pF
RS,3, Ck,3 19.884 kΩ, 4 pF
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Figure 4.11.: Amplitude and phase response of fourth-order polyphase filter.
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Figure 4.12.: Poles and zeros of the equivalent NTFQBP .
a polynomial expression with complex coefficients. When using the proposed compen-
sation cross-couplings, the NTF has complex poles and zeros and is nearly symmetric
around the center frequency. All poles and zeros are shifted by ejwcTs toward the
upper half of unit circle in the z-place. Otherwise, without the compensation cross-
couplings, the poles of the NTFQBP are asymmetrically placed around ejwcTs and thus,
the NTFQBP are also asymmetric at the out-of-band. Furthermore, one pole is toward
the outside of the unit circle, while introducing an unstability. That’s why the feed-
forward coefficients affect the zero placement of the polyphase filter and therefore the
pole locations of the NTFQBP .
It should be noted that without the proposed zero compensation for the capaci-
tive feedforward coefficients, the higher the center frequency, the less is the modulator
stability [KJWH08a]. Therefore, in a system with a higher center frequency, the com-
pensation cross-couplings should be absolutely applied for the modulator stability. The
compensation cross-couplings caused by the capacitive feedforward do not rarely affect
the maximum SNR of the modulator except for second-order modulator (see chapter
6.2), because the in-band noise noise level depends on local feedback loops and feedback
coefficients for lossy integrators.
Until now, in this chapter, starting from the consideration of the lowpass filter, the
implementation of the polyphase filter with the CICFF topology have been presented.
We can summarize as follows:
• The CICFF topology which is one of the CIFF topologies, is suited for low power
and low voltage applications. Feedforward coefficients are implemented as the
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ratios of the feedforward capacitors to last integrating capacitor.
• Polyphase filters with the CICFF topology can be obtained by the conventional
cross-couplings for moving poles to center frequency and by the proposed com-
pensation cross-couplings for moving zeros caused by capacitive feedforward,
without extra active components.
• The compensation cross-couplings affects the modulator stability, especially for
a higher center frequency.
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This chapter presents non-ideal effects of CT-QBP Σ∆Ms, such as finite gain band-
width of the amplifiers, excess loop delay, clock jitter, nonlinearity caused by DAC unit
element mismatch. The analytical results can be used in predetermining the modu-
lator performance. The compensation or cancellation method can be applied to an
optimized CT-loop filter HPPF design and a selection of the modulator parameters.
5.1. Finite Gain Bandwidth
The polyphase filter is implemented by a cascade combination of the complex integra-
tors which is realized by cross-couplings between the input and the output of the real
integrators. Thus, the polyphase filter behavior is affected by amplifiers, especially
their finite GBW. Finite GBW reduces the whole performance of the modulator. The
finite GBW causes a gain error and an additional second pole of the real integrator in
CT lowpass Σ∆ modulators[CKE06],[OGM04],[OGM03c]
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Figure 5.1.: Complex integrator with additional voltage sources caused by finite GBW.
This section presents the effects caused by finite GBW, and gives a practical limita-
tion in design of CT-QBP Σ∆Ms and compensation method. The complex integrator-
single polyphase filter-with finite GBW can be modeled as shown in Figure 5.1. At
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the inputs of the amplifiers, the additional voltage sources (vI = yi,I/Ai(s), and
vQ = yi,Q/Ai(s)) are inserted.
5.1.1. Stability of the Complex Integrator
Let’s first consider the conventional complex integrator without the feedback resistor
for the lossy integrator. The open-loop gain of the single-pole amplifier is
A(s) =
ADC
s/wp + 1
, GBW = ADC · wp (rad/s), (5.1)
where ADC and wp are DC gain and a first pole of the single-pole amplifier, respectively.
Then, the transfer function of the i-th complex integrator of the polyphase filter is
CINTi,0(s) =
ai
(s− jwc) + (1/Ai(s)) · (s+ ai + wc) . (5.2)
Here, Ai(s) and ai are the open-loop gain of the amplifier and scale value for the i-th
integrator in the cascaded complex integrators, respectively. The transfer function has
a dominant pole around wc and an additional (parasitic) pole. The stability of the
complex integrator depends on the placement of the dominant pole and the parasitic
pole. The parasitic pole is located in the left-half of the s-plane, within a limitation
imposed by the permissible design parameters. The dominant pole might locate at
the right-half plane, depending on the selection of the complex integrator parameters.
This implies that the complex integrator might become unstable.
The dominant pole locus was simulated with Matlab. The sample clock used in this
analysis, is fs=100 MHz and DC gain is ADC=60 dB. Figure 5.2 shows the dominant
pole locus of the complex integrator. The pole moves toward the left-half plane with
increasing GBW and the stability of the complex integrator is hence improved. In
addition, it can be seen that the greater the integrator scale ai is, the more stable
is the complex integrator but the deviation from the desired center frequency wc is
increased (see next subsection). Furthermore, when ai increases, the amplifier has to
provide a higher output driven current which increases power consumption.
The pole placement is also effected by the selection of fc. Figure 5.3 shows the
dominant pole locus which is plotted with different center frequencies. It can be seen
that the greater the center frequency, i.e. the lower the cross-coupling resistor RC,i,
the worse is the stability of the complex integrator. This implies that the design of
the complex integrator is more critical than that of the lowpass integrator.
Next, the pole of the amplifier at the wp = 2pifp in Equation (5.1), where fp is
-3 dB frequency, is one of the most important factors for the stability. In order to
consider an effect of the wp, focus is shifted to a lossy integrator, because wp can be
enhanced in this structure without any increase in GBW. In fact, the increment of
GBW in amplifiers causes the increment of wp when ADC is constant. Therefore, it is
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difficult to distinguish the effects of GBW and wp. When using the lossy integrator,
its open-loop gain ´A(s) of an equivalent amplifer is modified as shown in Figure 5.4
and the transfer function is
´A(s) =
K
K + 1
· GBW
s+ (wp +GBW/(K + 1))
. (5.3)
Here, K = R2/R1. For ADC  K,
w´p = wp +GBW/(K + 1),
´ADC ≈ K, ´GBW ≈ GBW. (5.4)
A(s)
vo
vi
A(s)R1
R2
vo
vi
´A(s)
Figure 5.4.: The open-loop gain of the equivalented amplifier of the lossy integrator.
−4 −3 −2 −1 0 1 2
x 106
0
1
2
3
4
5
6
7
8
x 107
Pole Placement
Real Axis
Im
ag
in
ar
y 
Ax
is
wg,i=0.01⋅ ai wg,i=0.005⋅ ai wg,i=0
wg,i=0wg,i=0.005⋅ aiwg,i=0.01⋅ ai
w
c
=0.075⋅ 2pi f
s
w
c
=0.1⋅ 2pi f
s
Figure 5.5.: Pole placement with wg,i. Here, GBW=4 · 2pifs, ai = 0.5 · 2pifs.
46
5.1. Finite Gain Bandwidth
In the lossy integrator, it can be seen that the equivalent pole w´p is shifted from
original values wp without significant change of GBW. The greater the feedback resistor
R2 for the lossy integrator, the greater is the pole w´p, but the lower is the equivalent
DC gain ´ADC . For the lossy complex integrator, the transfer function is
CINTi(s) =
ai
(s+ wg,i − jwc) + (1/Ai(s)) · (s+ ai + wg,i + wc) , (5.5)
where wg,i = 1/(RP,iCi) = aigi. We can guess that the dominant pole is nearly shifted
by wg,i toward the left-half plane in s-domain. This implies that the complex integrator
can become more stable, when using the complex lossy integrator. From Figure 5.5,
it can be directly seen that the dominant pole can be located in the left-half s-plane
when using the lossy complex integrator, even without any GBW enhancement.
Figure 5.6 shows that when finite GBW increases, the complex integrator becomes
as stable as the higher feedback resistor RP,i (see Figure 5.1) is chosen. Since wg,i
mainly affects the real part of the dominant pole of the lossy complex integrator, the
deviation from fc does not reduce with wg,i. It should be noted that when using the
lossy integrator, the linearity and the SNDR of the modulator can be reduced because
the in-band noise power is increased. Here, an effect of the finite open-loop gain ADC of
the amplifer should also be mentioned. It mainly causes a gain error in the passband,
similar to the lossy integrator.
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5.1.2. Deviation from the Center Frequency
In an ideal case, the center frequency, fc, of the complex integrator is uniquely defined
by the product of cross-coupling resistor and integrating capacitor. Unfortunately, due
to finite GBW, not only stability might be worsened but also the frequency shifting
is deviated from ideal fc. The “real” center frequency, fc,r, which is shifted by the
complex integrator can seriously deviate from the ideal fc as shown in Equations (5.2)
and (5.5) as well as in Figure 5.7. When the amplifier GBW increases, the real center
frequency, fc,r, shifts toward the ideal center frequency, fc. In order to reduce the
deviation, the finite GBW of the amplifiers should be as great as possible, satisfying
the demand for maximum power consumption of the modulator. This implies that a
high amplifier GBW is more critical for CT-QBP Σ∆Ms than for CT lowpass Σ∆Ms.
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Figure 5.7.: The shifted complex integrator with different GBW, where ai = 1.0 · 2pifs,
fc = 0.05 · 2pifs and η = GBWi/(2pifs).
The integrator scale ai also severely influences on the deviation from fc, because
the imaginary part of the complex integrators dominant pole seriously varies with ai
as shown in Figure 5.2. Figure 5.8 shows the relative deviation ((fc − fc,r) · 100/fc
[%]) between the shifted frequency fc,r and ideal center frequency, fc, vs. GBW,
with different integartor scale values. The relative deviation changes notably with the
different selections of ai. The relative deviation is similar to that of Figure 5.8, with no
relation to chosen center frequency fc. This means that the lower the center frequency
is, the lower is an absolute deviation from the center frequency. Also, note that if the
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ratios of GBW, fc and ai relative to any sample frequency, fs, are kept as constants,
their deviations are similar to Figure 5.8.
In order to reduce the deviation from fc, the integrator scale should be as low as the
stability of complex integrator ensures. As shown in the above subsection, a reduced
scale impairs the stability. Therefore, it is desirable to employ the lossy complex
integrator with a low integrator scale, because it provides the stability of complex
integrator, while the deviation from the targeted fc is reduced.
But, the lossy integrator with certain lower integrating scale suffers from the follow-
ing problems:
• It can decreases the maximum SNDR and linearity of the modulator because of
the reduced integrator scale and feedback coefficient for the lossy integrator.
• The reduced integrator scale needs an increased chip area due to great Ri and Ci.
Especially, since the feedback resistor RP,i = ( few 10 ∼ few 100) ·Ri, sometimes
it might be too great to implement on a chip.
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Figure 5.8.: The relative deviation between fc,r and fc, where fc = 0.05 · 2pifs.
5.1.3. Polyphase Filter with CIFF and CICFF Topologies
Polyphase filters are implemented by a cascade of the complex integrators. There-
fore, the whole behavior of the polyphase filter depends on the individual complex
integrators and effects the modulator performance.
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For the CIFF topology, the transfer functions of all complex integrators in the
polyphase filter are identical to Equations (5.2) or (5.5) for the complex lossy inte-
grator. The dependence of every complex integrator on finite GBW might vary. For
example, even though the finite GBW of all amplifers of the polyphase filter are the
same, the stability margin of every complex integrator and its deviation from ideal fc
differ due to the choices of the different integrator scales ai. Especially, the stability
margin of the lossy complex integrators significantly depends on its feedback coeffi-
cients. Figure 5.9 shows the second-order polyphase filter with CIFF topology whose
poles locate at jwc in s-domain for the ideal case.
CINT1(s) CINT2(s)
x y
k1
k2
Figure 5.9.: The second-order polyphase filter with finite GBW.
The amplitude response of the second-order polyphase filter with CIFF topology was
plotted in Figure 5.10. When scale values a1 and a2 of the two complex integrators are
the same, the two dominant poles of the polyphase filter locate at point C as shown
in Figure 5.10. On the other hand, when a1 6= a2, the two poles are separately placed
at point A and B. The deviation caused by the complex integrator with greater scale
is larger than that of the complex integrator with lower scale.
For the CICFF topology as shown in Chapter 4, all stages except for the last stage
with the capacitive summation, are the complex integrators and their transfer functions
are the same as Equation (5.2) or (5.5). The last stage has a huge capacitive and
resistive load at the input for the capacitive summation. The sum of the feedforward
coefficients is
M = 1 +
n−1∑
i=1
ki. (5.6)
The final output y of the last stage is
y =
an · yn−1 +
∑n−1
i=1 ki(s− jwc) · yi
(s+ wg,n − jwc) + (1/An(s)) · (M(s+ wc) + an + wg,n) . (5.7)
Figure 5.11 shows the deviation from fc in the last quadrature integrator which
has the capacitive summation. Obviously, when the feedforward capacitors, i.e.,the
feedforward coefficients increase, the deviation from fc also increases due to finite
GBW of the last amplifier. This implies that the GBW of the last amplifier should
be greater than the GBW of the other stages. In general, the higher the GBW is, the
greater the power consumption. Thus, it might have a loss of one of the significances
of the CICFF topology for low power application.
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Figure 5.10.: The amplitude response of the second-order polyphase filter with finite
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Figure 5.12 shows the NTFQBP of the second-order CT-QBP Σ∆M with CIFF and
CICFF topologies. Here, the notches labeled A and B indicate the deviations from fc
which are caused by the first and the second complex integrator with finite GBW. The
deviation from fc in the NTFQBP increases with reducing the GBW in the CICFF as
well as the CIFF topology. But, in the CICFF topology, the notch at point B caused
by the last stage with capacitive summation is pushed farther from fc than the notches
at point A and C.
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Figure 5.12.: The NTFQBP of the second-order CT-QBP Σ∆M with finite GBW.
For a lowerM and fc in the CICFF topology, the minimum level of the NTF and the
deviation from fc decreases. The shifted frequency of the CICFF topology approaches
to that of the CIFF topology and the notch at point B caused by the last quadrature
integrator nearly coincides with the notch at point A. In the analysis of the CIFF
topology, it has been assumed that the GBW of an additional active component for
the summation is infinite and the feedforward coefficients are linear. Note that the
modulator performance might be reduced[TMRPW03], when the summation in the
CIFF topology is done with active components exhibiting finite GBW, as shown for
the CICFF topology.
Now, we can conclude as follows:
• Finite GBW of all amplifers in the polyphase filter affects the performances of
both the CIFF and the CICFF topology, but the finite GBW of the amplifier in
the last stage of the CICFF topology has a more significant effect than that of
the others.
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• The stability margin of complex integrators and the deviation from the ideal fc
caused by the finite GBW should carefully be considered in the design of CT
quadrature bandpass Σ∆ modulators.
• An undesirable deviation which are not permitted from the modulator specifica-
tion, should be compensated or reduced.
5.1.4. Compensation of the Deviation from the Center Frequency
In order to compensate or reduce the deviation from fc, let’s consider again Equation
(5.5). The first term of the denominator is an ideal one and second term is introduced
by the finite GBW of the amplifiers. In this non-ideal term, the integrator scale ai
contributes significantly as shown in Figure 5.2, because the input resistor Ri is much
less than the feedback resistors and cross-coupling resistors. Therefore, when ai of the
second term of the denominator of Equation (5.5) is reduced or removed, the deviation
from fc would notably be decreased.
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Figure 5.13.: The compensation by transconductors in the complex integrator inputs.
In the Figure 5.1, extra currents vI/Ri and vQ/Ri caused by finite GBW introduces
the term ai/Ai(s) in the denominator of Equation (5.5). In order to remove the extra
currents vI/Ri and vQ/Ri, transconductors with G0 = 1/Ri can be applied as shown
in Figure 5.13. Their output currents are fed into the virtual ground nodes of the
fully differential amplifers. In an ideal case, the contribution of vI/Ri and vQ/Ri is
canceled by the transconductors with G0 = 1/Ri. Therefore, the term ai/Ai(s) in the
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denominator of Equation (5.5) can be removed. In practice, the perfect matching with
G0 = 1/Ri is difficult in the design of the transconductors. But, the properly matched
transconductors can give a desirable compensation effect. After compensating, the
transfer function of the complex integrator can be represented with a compensation
coefficient γi which denotes the mismatch between real and ideal transconductance
G0 = 1/Ri.
CINTi(s) =
ai
(s+ wg,i − jwc) + (1/Ai(s)) · (s+ γi · ai + wg,i + wc) . (5.8)
For the perfect matching, γi = 0. Thus, the effect of the vI/Ri and vQ/Ri is completely
removed. Figure 5.14 shows the reduced relative deviation from the center frequency
when γi = 0.1. It can be seen that the relative deviation from fc is significantly reduced.
Note that the concept can be similarly applied if the impact of RC,i dominates in the
second term of the denominator in Equation (5.5). The currents vI/RC,i and vQ/RC,i
then will be cancelled by means of transconductors GC = 1/RC,i.
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Figure 5.14.: The reduced relative deviation from fc, where fc = 0.05 · 2pifs.
5.2. Excess Loop Delay
CT Σ∆Ms seriously suffer from excess loop delay, which can not be seen in discrete-
time designs. The excess loop delay is a nonzero delay between the quantizer clock
edge and the feedback DAC pulse switching point. It depends on the number of the
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transistors in the feedback path, the switching speed and parasitic capacitance. The
compensation strategies of excess loop delay in lowpass and real bandpass CT Σ∆Ms
have been previously proposed in [CS99b],[GSS97],[AL04],[CS98a],[SS04] and [TC05].
Based on the equivalent transformation between CT and DT domain, these used one
or more additional feedback DAC pulse with tuned coefficients from the mapping
of the transfer function[CS99b],[GSS97]. The disadvantages of this method are high
sensitivity to process variation, especially the additional coefficients seriously depend
on loop delay. Furthermore, it is impossible to make additional DAC pulse such as
HRZ and RZ which are identical delay with NRZ.
The compensation scheme of excess loop delay in the CT-QBP Σ∆Ms has not been
published, yet. The effects of loop delay in CT-QBP Σ∆Ms were firstly introduced
in [HL03] and only root-locus in noise shaping transfer function for the stability were
considered without compensation on excess loop delay.
This section firstly presents analytical expressions on excess loop delay in the CT-
QBP Σ∆M with CIFF topology and the compensation scheme on excess loop delay is
proposed [KJH07].
5.2.1. Analysis of Excess Loop Delay
A CT Σ∆M is inherently a DT system since there is a sampler inside the loop as shown
in Figure 5.15. The equivalent transfer function Hˆ(z) in DT domain can be derived
from Equation (5.9).
Z−1(Hˆ(z)) = L−1(DAC(α,β)(s)Hˆ(s))|t=nTs . (5.9)
DAC impulse response is DAC(α,β)(t) = 1, (α ≤ t/Ts < β, 0 ≤ α < β ≤ 1) and is
zero in other case. After applying Laplace transformation it yields
DAC(α,β)(s) =
exp((−αTs)s)− exp((−βTs)s)
s
. (5.10)
Figure 5.15 shows a second-order CT-QBP Σ∆M with CIFF topology which has a
local feedback loop b1 for the optimized zero placement of noise-shaping transfer func-
tion, feedforward coefficients k1 and k2, and cross-coupling c1 and c2 for the translation
to center frequency. Without consideration of loop delay, its transfer function in CT
domain is derived as follows:
Hˆ(s) =
k1w0
√
A(s− jwc) + k2w20A
(s− jwc − jw0)(s− jwc + jw0) , (5.11)
where w20 = a1a2b1, wc = a1c1 = a2c2 and A = 1/b1.
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Figure 5.15.: CT complex Σ∆ modulator with nonzero-delayed NRZ..
The above equation can be changed as a partial fraction expansion.
Hˆ(s) =
A01
(s− jwc − jw0) +
A∗01
(s− jwc + jw0) , (5.12)
where A01 = 0.5w0(k1
√
A− jk2A) and A∗01 is a conjugation complex of A01.
Many designers use NRZ DAC output pulse which remains over a full period, because
the NRZ DAC pulse are easily made by regenerative latching comparators and has less
other nonideal effects than that of RZ and HRZ. Now we can apply the transformation
(5.9) to transfer function Hˆ(s) with zero-delay NRZ DAC pulse. DT loop filter transfer
function Hˆ(z) is derived by using transformation tables in [CS99b]
Hˆ(z) =
A01 · (es1Ts − 1)
s1(z − es1Ts) +
A∗01 · (es1Ts − 1)
s2(z − es2Ts) , (5.13)
where s1 = jwc + jw0, s2 = jwc − jw0.
The equivalent tansfer function H(z) with nonzero-delayed NRZ pulse is seriously
changed and moved away from the desirable DT loop filter transfer function (5.13).
Based on the transfer function Hˆ(s) in CT domain, DT loop filter transfer function
with different excess loop delay (τd) is calculated according to procedure of [CS99b],
and its calculation result depends on the excess loop delay. Therefore, DT loop filter
transfer function can be seen as HD(z, τd) where excess loop delay (τd) is considered
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as a parameter, and is derived as follows:
HD(z, τd) =
A01 · ((es1Ts)1−τd − 1)
s1(z − es1Ts) + z
−1 · A01 · (e
s1Ts − (es1Ts)1−τd)
s1(z − es1Ts) +
A∗01 · ((es2Ts)1−τd − 1)
s2(z − es2Ts) + z
−1 · A
∗
01 · (es2Ts − (es2Ts)1−τd)
s2(z − es2Ts) (5.14)
From Equation (5.14), it can be seen that the order of the transfer function in case of
nonzero-delay is increased by one order compared to an ideal case, and an additional
pole appears. For ideal Σ∆ modulator, when τd = 0 the Equation (5.14) turns into
(5.13). However, τd 6= 0, the equivalent DT loop filter transfer function is significantly
changed from Equation (5.13).
Above equations based on transformation (5.9) and architecture of Figure 5.15 are
fairly effective in implementation and analysis of CT-QBP Σ∆M for a low center
frequency fc. On the other hand, when higher fc is, NTF (z) obtained by equivalent
DT loop filter has an asymmetric pole placement and some pole may be placed outside
a unit circle in a z-domain. This is due to the feedback DAC pulse still centered
around DC. Therefore for higher fc, a cross-coupling for feedback DAC pulse should
be added in Figure 5.15, and the term DAC(α,β)(s) in Equation (5.9) is replaced by
DAC(α,β)(s− jwc). But, it is difficult to realize as shown in Chapter 3.
Here we consider the excess loop delay in CT-QBP Σ∆ with relatively low fc com-
pared to a sampling frequency, fs, using the architecture of Figure 5.15 and trans-
formation (5.9). This is because the effect of loop delay is much greater than in the
architecture with cross-coupled feedback DAC. Furthermore the architecture without
cross-coupled feedback DAC can be used for low-IF receivers.
5.2.2. Effects of Excess Loop Delay
The most important effect of the excess loop delay is to increase the in-band quan-
tization noise power and therefore to introduce the degradation in SNR. Figure 5.16
shows the output spectrum of the CT-QBP Σ∆ modulator with nonzero-delay NRZ
DAC pulse (τd/Ts = 0.5). It can be seen that the in-band noise power is much greater
than in the ideal case and the asymmetry in noise spectrum appears in out-of-band.
The SNR degradation due to the excess loop delay is shown in Figure 5.17. For higher
center frequency fc, the SNR degradation is much greater than for lower fc. As above
mentioned, this is because for higher fc, the NTFQBP (z) becomes easily unstable due
to the asymmetric and outward pole placement at the lower loop delay. The param-
eters used in simulation are a1 = a2 = 9.0e6, b1 = 0.04, k1 = k2 = 1, Ts =32 MHz
with 1-bit quantizer, and the bandwidth fB of this modulator is 1 MHz.
The excess loop delay also affects the stability of the CT Σ∆M. In order to consider
this effect, the noise-shaping transfer function is calculated from Equation (5.14). Due
to additional pole (z = 0), NTFQBP (z) with excess loop delay has one additional zero
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Figure 5.16.: Output spectrum, (up) zero delayed, (down) 50% delayed when fc =2
MHz.
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and pole, i.e., the order of denominator and numerator of NTF (z)QBP is increased by
one. The root-locus of NTF (z)QBP as a function of τd is shown on the unit circle in
Figure 5.18. The pole of NTF (z)QBP is outside the unit circle when the excess loop
delay increases. It implies that the higher excess loop delay can result in an unstable
Σ∆M. From Figure 5.18, it can be also seen that the poles of the NTFQBP (z) are
asymmetrically located around ejwcTs which corresponds to jwc in CT domain.
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Figure 5.18.: The root-locus of NTFQBP (z) vs. τd/Ts, (= 0.1−1.0) when fc = 2 MHz.
An asymmetric placement of poles also effects the modulator stability. Usually the
root-locus gives a sufficient condition but is not a necessary condition. Due to the
asymmetric placement, the NTFQBP (z) in DT domain are asymmetrically introduced
around center frequency. It can not track input signal and cause the unstability. It
implies that the CT-QBP Σ∆M can become unstable more easily than the lowpass
Σ∆M by excess loop delay. Note that the pole of NTFQBP (z) is placed outside the
unit circle at lower loop delay, when the center frequency increase.
In addition, excess loop delay is effected to a peak SNDR of the CT-QBP Σ∆Ms.
This is due to the reduction of the maximum stable amplitude with the loop delay.
5.2.3. Compensation of Excess Loop Delay
From Equation (5.14), it can be recognized that if the term z−1 (which is due to
the excess loop delay) is removed, the increased order of NTFQBP (z) is deceased by
one. To remove the term z−1, an additional path which has unity delay with complex
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coefficient kc0 is inserted in front of quantizer as shown in Figure 5.19. Also, the
complex feedforward coefficients kc1, kc2 is used for mapping to Equation (5.13). The
transfer function of Figure 5.19 can be written as follows:
HC(z, τd) =
A11 · ((es1Ts)1−τd − 1)
s1(z − es1Ts) + z
−1 · A11 · (e
s1Ts − (es1Ts)1−τd)
s1(z − es1Ts) +
A∗11 · ((es2Ts)1−τd − 1)
s2(z − es2Ts) + z
−1 · A
∗
11 · (es2Ts − (es2Ts)1−τd)
s2(z − es2Ts) + kc0 · z
−1, (5.15)
where A11 = 0.5w0(kc1
√
A− jkc2A) and A∗11 is a conjugation complex of A11.
Figure 5.19.: The compensation scheme of excess loop delay.
By the desirable selection of the complex coefficients kc0, kc1 and kc2, an additional
pole is replaced closed to additional zero (original point in Figure 5.18) in NTFQBP (z),
the additional pole and zero are removed and the symmetric placement of poles can be
obtained around ejwcTs in the unit circle. If Hˆ(z) = Hˆ(z, k1, k2), this can be expressed
for a compensated DT loop filter transfer function as follows:
HC(z, kc0, kc1, kc1, τd) = Hˆ(z, k1, k2) (5.16)
Therefore the compensation on the excess loop delay τd corresponds to find the complex
feedforward coefficients kc0, kc1 and kc2 which satisfy Equation (5.16) in Figure 5.19,
that is,
kc0 = f( k1, k2, τd),
kc1 = f( k1, k2, τd),
kc2 = f( k1, k2, τd). (5.17)
If the complex coefficients kc0, kc1 and kc2 are determined from (5.16) like Equation
(5.17), the CT complex Σ∆ modulator of Figure 5.19 can perfectly compensate the
effects of excess loop delay. The above compensation method of excess loop delay can
be adapted to any CT complex Σ∆ modulator with CIFF topology.
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Table 5.1.: The feedback coefficient kc0 vs. τd
τd/Ts kc0
0.1 0.028k1 + j0.000k1 + 0.000k2 + j0.000k2
0.2 0.056k1 + j0.002k1 + 0.002k2 + j0.000k2
0.3 0.084k1 + j0.005k1 + 0.004k2 + j0.000k2
0.4 0.112k1 + j0.009k1 + 0.006k2 + j0.000k2
0.5 0.140k1 + j0.014k1 + 0.010k2 + j0.001k2
0.6 0.167k1 + j0.020k1 + 0.014k2 + j0.002k2
0.7 0.194k1 + j0.027k1 + 0.019k2 + j0.003k2
0.8 0.221k1 + j0.035k1 + 0.025k2 + j0.005k2
0.9 0.248k1 + j0.044k1 + 0.031k2 + j0.007k2
1.0 0.274k1 + j0.054k1 + 0.038k2 + j0.010k2
Table 5.2.: The feedforward coefficient kc1 vs. τd
τd kc1
0.1 0.999k1 + j0.039k1 + 0.028k2 + j0.001k2
0.2 0.996k1 + j0.078k1 + 0.056k2 + j0.004k2
0.3 0.993k1 + j0.117k1 + 0.084k2 + j0.010k2
0.4 0.987k1 + j0.156k1 + 0.111k2 + j0.018k2
0.5 0.980k1 + j0.195k1 + 0.138k2 + j0.027k2
0.6 0.972k1 + j0.233k1 + 0.164k2 + j0.039k2
0.7 0.961k1 + j0.271k1 + 0.189k2 + j0.053k2
0.8 0.950k1 + j0.309k1 + 0.214k2 + j0.069k2
0.9 0.937k1 + j0.346k1 + 0.237k2 + j0.088k2
1.0 0.922k1 + j0.382k1 + 0.260k2 + j0.104k2
As an example, the complex coefficients kc0, kc1 and kc2 of the second-order CT-
QBP Σ∆M with parameters of a1 = a2 = 9e6, b1 = 0.04, fs =32 MHz, fc = 2 MHz
and fB = 1 MHz, were calculated by using the symbolic math program Maple. The
calculated results are shown in Table 5.1, 5.2 and 5.3 as a function of excess loop delay
τd.
The compensation scheme which satisfy Table 5.1, 5.2 and 5.3 must implement many
switches, and it is practically impossible to realize a full schematic for compensation
of excess loop delay because of complexity. An approximation can be applied to Table
5.1, 5.2 and 5.3, provided that the spread of feedforward coefficients in Figure 5.15
is not very high (this is possible by using integrator scale value). Note that for an
optimized zero placement in the NTFQBP (z), the CT integrator gains are scaled and
therefore the spread of feedforward coefficients is low. From Table 5.1, it can be seen
that the complex feedback coefficient kc0 has a higher dependency on k1 than other
factors. Therefore k2 and the complex terms jk1 and jk2 can be ignored. In Table 5.1
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Table 5.3.: The feedforward coefficient kc2 vs. τd
τd kc2
0.1 −0.001k1 − j0.000k1 + 0.999k2 + j0.039k2
0.2 −0.002k1 − j0.000k1 + 0.996k2 + j0.078k2
0.3 −0.003k1 − j0.000k1 + 0.993k2 + j0.117k2
0.4 −0.004k1 − j0.000k1 + 0.987k2 + j0.156k2
0.5 −0.006k1 − j0.001k1 + 0.980k2 + j0.195k2
0.6 −0.007k1 − j0.002k1 + 0.972k2 + j0.233k2
0.7 −0.008k1 − j0.002k1 + 0.961k2 + j0.271k2
0.8 −0.009k1 − j0.003k1 + 0.950k2 + j0.309k2
0.9 −0.009k1 − j0.004k1 + 0.937k2 + j0.346k2
1.0 −0.010k1 − j0.004k1 + 0.922k2 + j0.382k2
and 5.3, the dependence of kc1 on k1 is identical to that of kc2 on k2. Therefore, the
dependency of kc1 on kc2 and kc2 on kc1 can be neglected, too.
In Table 5.1, 5.2 and 5.3, the spread of real and image terms in complex coefficients
depends on an original placement of poles in the NTF (z)QBP with excess loop delay
(see Figure 5.18). The greater the change of placement of poles introduced by excess
loop delay is, the greater is the spread of complex coefficients. After compensation, the
original placement of poles in the NTF (z)QBP is nearly symmetric and the additional
pole is close to the additional zero placed original point, and therefore is canceled each
other.
Figure 5.20.: The second-order CT-QBP Σ∆M with compensation scheme of excess
loop delay.
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Table 5.4.: The approximated kc0, kc1 and kc2 vs. τd
τd kc0 kc1 kc2
(0.0 ∼ 0.099)Ts 0.000k1 k1 + j0.000k1 k2 + j0.000k2
(0.1 ∼ 0.499)Ts 0.100k1 k1 + j0.150k1 k2 + j0.150k2
(0.5 ∼ 0.799)Ts 0.150k1 k1 + j0.300k1 k2 + j0.300k2
(0.8 ∼ 1.0)Ts 0.250k1 k1 + j0.400k1 k2 + j0.400k2
Finally, the compensation coefficients kc0, kc1 and kc2 were approximately chosen
as shown in Table 5.4. It implies that the compensation of the excess loop delay can
be realized by a programmable 2-bit digital word. The full schematic based on the
Table 5.4 is shown in Figure 5.20. The simulation results of SNR vs. τd/Ts are shown
in Figure 5.21. Using a 2-bit digital word, excess loop delay can be handled up to
one clock delay. Figure 5.22 show the output spectrum after compensation which is
simulated with the approximated coefficients of Table 5.4.
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Figure 5.21.: The SNR vs. τd/Ts when using the coefficients in Table 5.4.
From Figure 5.20, it can be seen that the feedforward complex coefficients for com-
pensation of excess loop delay are implemented by using extra cross-couplings. This
increases the circuit complexity. For a lower ratio of the center frequency to sampling
clock, note that if the phase margin of the CT loop filter is large enough , the reduced
SNR loss and the desirable stability margin of the modulator can be obtained without
any compensation.
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Figure 5.22.: The output spectrum when τd/Ts = 0.8 and fc = 2MHz.
5.3. Mismatched Loop Delay
CT-QBP Σ∆Ms seriously suffer from delay in real and imaginary feedback paths.
The mismatched loop delay between real (I) and imaginary (Q) paths reduces the
performance of CT-QBP Σ∆Ms, because they have the cross-couplings between I/Q
paths inside CT loop filter.
As shown in the above section, for analytical considerations of excess loop delay
which means a matched loop delay, a continuous-discrete transformation, the impulse-
invariant transformation, was used as a continuous-discrete transformation, in [CS99b],
[HL03]. Unfortunately, this transformation cannot be directly applied for consideration
of mismatched loop delay in CT-QBP Σ∆ modulators.
In this section, the effect of mismatch loop delay is demonstrated in a second-order
CT-QBP Σ∆ modulator [KWJ+08]. We obtain the equivalent discrete-time (DT)
transfer functions through a continuous-discrete transformation in the complex signal
domain, assuming nonzero delayed- and mismatched-feedback DAC pulses. In the last
subsection, a solution for the compensation of its effect is proposed.
5.3.1. Effect of Mismatched Loop Delay
In this subsection, the effect of mismatched loop delay is demonstrated in a CT second-
order complex Σ∆ modulator with feedforward topology. Figure 5.23 shows the feed-
forward second-order modulator with single-bit quantizer and NRZ DAC, which has
different loop delay in the feedback I/Q paths, namely, Td,I and Td,Q. The CT loop
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filter transfer function is
H0(s) =
A01
s− j(wc − w0) +
A∗01
s− j(wc + w0) , (5.18)
where w20 = a1a2b1, wc = a1c1 = a2c2 and A0 = 1/b1, and
A01 = 0.5w0(k1
√
A0 − jk2A0). A∗01 is conjugation of A01.
Figure 5.23.: CT second-order complex Σ∆ modulator with nonzero-delayed and mis-
matched DAC pulses.
Figure 5.24 shows the output spectrum of the second-order CT-QBP Σ∆M with
nonzero delayed- and mismatched-feedback NRZ DAC pulses, which are simulated in
Matlab simulink. As shown in top and middle of this figure, the degradation in SNR
increases with nonzero delayed-feedback loop delay. For the mismatched feedback DAC
pulse, as shown in middle and bottom of Figure 5.24, when Td,I = 0.4Ts, Td,Q = 0.8Ts,
the degradation in SNR is increased much more than that of an even higher common
loop delay. Also the image signal power in negative frequency appears. The parameters
used in the simulation are a1 = a2 = 9.0e6, b1 = 0.04, k1 = k2 = 1. The center
freqency fc, the bandwidth fB, and the sampling frequency fs of this modulator are 2
MHz, 1 MHz, and 64 MHz, respectively. The input level is -3 dBFS.
5.3.2. Continuous-Discrete Transformation
In general, the loop delay is caused by delay in the quantizer and DAC block. The
delay in the quantizer which is called signal dependent delay, depends on the decision
time of the comparators and typically increases for small input levels [CS99a]. For
CT-QBP Σ∆Ms, there are two quantizers in I/Q paths and their signal dependent
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Figure 5.24.: Output spectrum of modulator with nonzero delayed- and mismatched-
feedback NRZ DAC pulses.
Figure 5.25.: CT-QBP Σ∆M with mismatched loop delay.
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delay typically differs in both paths, due to the different signal at the inputs of two
quantizers.
The block diagram of a CT-QBP Σ∆M with mismatched loop delay is shown in
Figure 5.25, where a CT complex modulator can be linearized by two parts-such as
feedforward signal path and feedback path for the noise shaping. Also, note that all
signals and blocks are divided into real and imaginary parts.
Figure 5.26.: DAC pulses in real and imaginary paths.
As shown in Figure 5.26, the nonzero delayed- and mismatched-feedback DAC pulses
can be modeled by the parameters αI , βI , αQ, and βQ in CT-QBP Σ∆M. In order to
clarify, we use two terms -one is a common loop delay (τd) which is the lower delay
value of both paths (note that the common loop delay is the same as excess loop delay
in the above section), the other is a mismatched loop delay (δm) which is the difference
between both paths. With return-to-zero (RZ) feedback DAC pulses which are defined
as (αI , βI) = (αQ, βQ) = (0, 0.5) (ideal case) in both paths, τd = αI and δm = αQ−αI .
From Figure 5.25 and 5.26, using a unit step function u(t), the outputs of the nonzero
delayed- and mismatched-feedback DAC analog pulses, are denoted as follows:
v(t) = vI(t) + jvQ(t),
vI(t) =
∞∑
k=−∞
yI [k][u(t− kTs − αITs)− u(t− kTs − βITs)],
vQ(t) =
∞∑
k=−∞
yQ[k][u(t− kTs − αQTs)− u(t− kTs − βQTs)]. (5.19)
The CT-complex loop filter H(s) can be denoted by a partial-fraction expansion,
that is,
H(s) =
L∑
k=1
ck
s− sk , (5.20)
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where L is the order of the loop filter and ck is a complex constant. In order to simplify,
it is assumed that the complex loop filter has first order poles only which are placed
around the center frequency, and the order of the numerator of H(s) does not exceed
the order of the denominator (note when an optimized zero placement for minimizing
in-band noise power, all poles of H(s) are first order).
In the feedback paths, the output w(t) of the CT complex filter H(s), is the convo-
lution of v(t) and an impulse response h(t) of H(s), that is,
w(t) = wI(t) + jwQ(t) = h(t) ∗ v(t) (5.21)
The impulse response h(t) and the step response hu(t) of H(s) can be denoted, respec-
tively, as follows:
h(t) = hI(t) + j · hQ(t),
hu(t) = hu,I(t) + j · hu,Q(t). (5.22)
For the sake of a simple description, the following functions are defined in our analysis.
hu,I,I(t) = hu,I(t− kTs − αITs)− hu,I(t− kTs − βITs),
hu,Q,Q(t) = hu,Q(t− kTs − αQTs)− hu,Q(t− kTs − βQTs),
hu,I,Q(t) = hu,I(t− kTs − αQTs)− hu,I(t− kTs − βQTs),
hu,Q,I(t) = hu,Q(t− kTs − αITs)− hu,Q(t− kTs − βITs). (5.23)
Then, w(t) is
wI(t) =
∞∑
k=−∞
{yI [k]hu,I,I(t)− yQ[k]hu,Q,Q(t)},
wQ(t) =
∞∑
k=−∞
{yQ[k]hu,I,Q(t) + yI [k]hu,Q,I(t)}. (5.24)
After the sampling process, w(t) is defined in the DT domain, that is,
wI(n) = yI [n] ∗ hu,I,I(nTs;αI , βI)− yQ[n] ∗ hu,Q,Q(nTs;αQ, βQ),
wQ(n) = yQ[n] ∗ hu,I,Q(nTs;αQ, βQ) + yQ[n] ∗ hu,Q,I(nTs;αI , βI). (5.25)
The z-transformation W (z) of w(n)
W (z) = Hu,I,I(z;αI , βI)YI [z]−Hu,Q,Q(z;αQ, βQ)YQ[z] +
+j · (Hu,I,Q(z;αQ, βQ)YQ[z] +Hu,Q,I(z;αI , βI)YI [z]). (5.26)
Figure 5.27 shows the DT equivalent scheme with the mismatched loop delay. For the
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Figure 5.27.: Mismatched feedback paths (a) in CT-domain, (b) equivalent in DT-
domain.
mismatched loop delay, Hu,I,I(z;αI , βI) 6= Hu,I,Q(z;αQ, βQ) and Hu,Q,Q(z;αQ, βQ) 6=
Hu,Q,I(z;αI , βI). This implies that DT equivalent by the mismatched loop delay is de-
noted by an identical form like the DT complex filter with the mismatched components
in I/Q paths [YS99].
Next, when the CT-complex loop filterH(s) is defined as Equation (5.20), its impulse
response is derived through inverse Laplace transformation.
hI(t) =
L∑
k=1
0.5(cke
skt + c∗ke
s∗kt)u(t),
j · hQ(t) =
L∑
k=1
0.5(cke
skt − c∗kes
∗
kt)u(t). (5.27)
In the above expressions, {()∗} denotes the conjugation operator. Considering the
relation between step and impulse response-dhu,I(t)/dt = hI(t), dhu,Q(t)/dt = hQ(t),
and using the derived results in [Gar86], the output which is processed through the
CT complex loop filter and the sampler can be denoted in z-domain as follows:
W (z) = HN(z) · Y (z) +HM(z)Y ∗(z), (5.28)
where Y (z) = YI(z) + jYQ(z) and
HN(z) =
L∑
k=1
DN,k
z − zk , (5.29)
HM(z) =
L∑
k=1
DM,k
z − zk , (5.30)
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DN,k =
ck
2sk
[(z1−αIk − z1−βIk ) + (z1−αQk − z1−βQk )], (5.31)
DM,k =
ck
2sk
[(z1−αIk − z1−βIk )− (z1−αQk − z1−βQk )], (5.32)
and zk = eskTs , and Y ∗(z) is complex conjugation of Y (z).
From the above equations, the DT-equivalent of the CT-complex loop filter due to
the nonzero delayed- and mismatched-feedback DAC pulses, is described by two DT-
loop filters HN(z) and HM(z). Figure 5.28 shows the DT-block diagram including the
effects of mismatched loop delay as well as common loop delay. The loop0 corresponds
to DT-loop filter HN(z) which has αI , αQ, βI and βQ as parameters and Y (z) as input.
It can be seen the loop0 is a main feedback path for noise shaping. But, the loop1
is an additional feedback path, introduced by mismatched loop delay. The DT-loop
filter, HM(z) has also αI , αQ, βI and βQ as parameters but Y ∗(z) as input. It can
also be seen that when αI = αQ and βI = βQ, HM(z) is the same as zero and HN(z) is
identical to the results in above section where they described the DT-equivalent with
common loop delay.
Figure 5.28.: DT-equivalent of CT-complex Σ∆ modulator with nonzero-delayed and
mismatched DAC pulses.
The conjugation operator in Equation (5.28) is divided into two parts; one is a
multiplication of a complex signal Y (z) with complex constant j, the other is an
exchange, which is equal to swapping the sequence of vector components of the complex
signal between real and imaginary parts, as shown in Figure 5.28. Note that the first
operator preserves the frequency distribution, while swapping is not a linear operator
and does not preserve the frequency distribution[CS98b]. Therefore, the relation of
Y (z) and Y ∗(z) is not linear and the loop0 and loop1 are also not linearized feedback
loops of each other, as if the two loops of Figure 5.28 were entirely independent.
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From Equations (5.28)-(5.32), the ideal DT-equivalent transfer functions of loop
filters with the different feedback DAC pulses such as RZ, HRZ and NRZ can be
obtained. When α = αI = αQ, β = βI = βQ, the DT-equivalent transfer function of
CT-complex loop filter is
HˆN(z) =
L∑
k=1
ck(z
1−α
k − z1−βk )
sk(z − zk) , (5.33)
and HˆM(z) = 0. Therefore, for NRZ feedback DAC pulse which means that α =
0, β = 1, the DT-transfer function is
HNRZ(z) =
L∑
k=1
ck(zk − 1)
sk(z − zk) . (5.34)
Note that for the ideal case, the DT equivalent transfer function has the poles and
zeros centered around ejwcTs in z-domain.
We can also calculate the DT equivalent transfer functions, HN(z) and HM(z) with
nonzero delayed- and mismatched-NRZ DAC pulses in real and imaginary paths. If
delay in both paths are Td,I = τdTs and Td,Q = (τd + δm)Ts, respectively, NRZ DAC
pulses are denoted as
DACI,(τd,1+τd)(t) = DACI,(τd,1)(t) +DACI,(0,τd)(t− Ts),
DACQ,(τd+δm,1+τd+δm)(t) = DACQ,(τd+δm,1)(t) +DACQ,(0,τd+δm)(t− Ts). (5.35)
Therefore its DT-transfer functions of loop filter can be obtained as follows:
HN,NRZ = HN(z)|(αI ,βI)=(τd,1),(αQ,βQ)=(τd+δm,1) +
+z−1HN(z)|(αI ,βI)=(0,τd),(αQ,βQ)=(0,τd+δm). (5.36)
HM,NRZ = HM(z)|(αI ,βI)=(τd,1),(αQ,βQ)=(τd+δm,1) +
+z−1HM(z)|(αI ,βI)=(0,τd),(αQ,βQ)=(0,τd+δm). (5.37)
Here the term of z−1 is introduced by one-sample delayed feedback pulses. Note
that in the above two equations, the mismatch in the first term is one in rise time
(αI 6= αQ) and the mismatch in the second term with z−1 is one in fall time (βI 6= βQ).
For mismatched NRZ feedback DAC pulse, it can be seen that two DT-equivalent loop
filters have an additional pole in a DC point of the z-domain as well as the poles around
ejwcTs . Above analytical procedure can be applied to any topology with RZ and HRZ
as well as NRZ DAC pulse.
On the other hand, the input signal is processed by the complex filter G(s) in the
feedforward path of Figure 5.25 and its output is defined in DT-domain after the
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sampling process. Defining z-transformation of its output s[n] as S(z), the modulator
output is obtained as follows:
Y (z) =
S(z) + E(z)−HM(z)Y ∗(z)
1 +HN(z)
. (5.38)
Now we can define the DT-equivalents, such as the noise shaping transfer function
(NTF) and the mismatch transfer function (MTF). DT-equivalent transfer functions
are
NTF (z) =
1
1 +HN(z)
, (5.39)
MTF (z) =
HM(z)
1 +HN(z)
. (5.40)
The mismatch transfer function MTF seriously affects the performance of CT-
complex Σ∆ modulators. Figure 5.29 shows an amplitude response of NTF and MTF
derived from nonzero delayed- and mismatched-feedback NRZ DAC pulses in real and
imaginary paths, when Td,I = 0.4Ts, Td,Q = 0.8Ts. The used parameters are identical
to that of second-order CT complex Σ∆ modulator in Figure 5.23 and 5.24.
From Figure 5.29, it can be seen that the MTF makes an increment of the level of
in-band noise, because the negative band noise which is shaped by the NTF is again
aliased to the positive passband due to the frequency mirroring of the conjugated
output Y ∗(z). Moreover it can also be shown, that the input signal power is aliased to
the negative frequency band as illustrated in Figure 5.29. Therefore, the degradation
in SNR increases with mismatched loop delay.
5.3.3. Compensation of Mismatched Loop Delay
As shown above, the degradation in SNR with relation to loop delay is due to the
mismatched loop delay δm and the common loop delay τd. Our task is to find a
solution to reduce or compensate the effect of mismatched loop delay, δm.
5.3.3.1. Ratio of Center Frequency to Sampling Frequency
For the DT transfer functions, NTF and MTF with nonzero delayed- and mismatched-
NRZ DAC pulses, their amplitudes in passband as well as the placement of their poles
and zeros depend on the ratio of the center frequency fc to the sampling frequency fs
as shown in Figure 5.30. When the ratio of fc to fs increases, it can be seen that the
amplitude of MTF in the positive passband is increased. Therefore the aliased noise
into the positive passband by MTF is increased. This implies that for a low ratio of
fc to fs, the degradation in SNR by the mismatched loop delay is reduced.
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Figure 5.29.: Amplitude response of second-order NTF and MTF, when Td,I =
0.4Ts, Td,Q = 0.8Ts and fs = 64MHz.
Figure 5.31 shows the degradation of SNR versus the mismatched loop delay at dif-
ferent common loop delays (for example, τd = 0 and τd = 0.4Ts) and center frequencies.
It can be shown that for lower center frequency, the effect of mismatched loop delay is
greatly decreased.
Otherwise, for higher fc, the obtained NTF has asymmetric placement of poles and
zeros, even though τd = 0, δm = 0. That is why the feedback DAC pulses are still
around DC. Therefore, if fc is relatively lower and/or a new cross-coupling in order
to move the feedback DAC pulse to the center frequency is inserted for feedback DAC
pulse [RDMRW05], they can provide better results.
5.3.3.2. Compensation Method
Usually, the mismatched feedback DAC pulses are caused by signal dependent delays
[CS99a] in the quantizers of real and imaginary paths. As shown in section III, the
mismatched loop delay between I/Q paths produces an unwanted MTF through a com-
bination of the cross-couplings and, therefore, reduces the performance of the complex
Σ∆ modulator.
In order to compensate the effect of the mismatch loop delay, two steps are necessary;
(1) matching the loop delay in the two feedback paths, (2) compensating the matched
common loop delay. The use of D-latches following the quantizers in the feedback paths
is an effective solution for matching the loop delay. If the signal dependent delay of the
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quantizers in both paths is less than a full sampling period, an insertion of D-latches,
working at the sampling rate in real and imaginary paths, is desirable. Then, the total
loop delay in both paths can be nearly the same as a full sampling period Ts with no
relation to the signal dependent delay and therefore the mismatch in the loop delay
can be ignored. Here, the delay in DACs for analog step pulse generation was ignored,
because it generally depends on the DAC sampling clock and the delay in the feedback
DAC is lower than that of quantizers.
By use of D-latches in the feedback paths, though the mismatched loop delay δm = 0,
the effect of common loop delay still remains (τd = Ts) and needs to be compensated.
In order to compensate this common loop delay, the compensation scheme in the
above section can be used. Therefore, when D-latches and the compensation scheme
for the common loop delay are used for the modulator design, the degradation in SNR
by mismatched loop delay can be improved. Using a compensation scheme of the
common loop delay and D-latches, can provide an ideal SNR of 67.4 dB for a second
order CT complex Σ∆ modulator as shown in Figure 5.23.
In this section, the equivalent DT transfer functions with mismatched loop delay
was derived from continuous-discrete transformation in the complex signal domain.
The analytical results can be applied to consideration of mismatched loop delay, as
well as common loop delay (excess loop delay). The mismatched loop delay severely
results in a degradation of the SNR. Therefore, the techniques for either reducing or
compensating the mismatch in loop delay should be proposed. To reduce the effect of
mismatched loop delay in I/Q paths, it is desirable to select a low center frequency
compared to the sampling clock. By a combination of D-latches in the feedback paths
and the compensation scheme for common loop delay, the effect of mismatched loop
delay can be compensated.
5.4. Clock Jitter
In this section, the clock jitter effect on the signal-to-noise ratio in CT-QBP Σ∆Ms is
presented. The clock jitter is a statistical variation of sampling clock, which depends
on clock source and chip design. The noise introduced by clock jitter increases the
in-band noise power and, therefore, decreases the SNR [OGM03b],[OA98].
The effect of the clock jitter in CT lowpass and real bandpass Σ∆ modulators has
been theoretically studied in [OGM06], [Oli03], [Oli01], and [TTK99]. These papers
were based on statistical consideration of the clock uncertainties in CT modulators
with RZ and NRZ feedback DAC pulses. Most analytical results are applied to CT
lowpass and bandpass Σ∆ modulators. For minimal performance degradation by clock
jitter, the approaches of an optimized transfer function for reduced jitter effect were
presented in[HWPDG04], [RP06]. The methods based on a pulse-shaped cosine feed-
back DAC[LL02], a SCR DAC[OGM05b], a spectra shaping of clock jitter[HPW06],
and a compensation with extra feedback DAC [DvRL02] can also effectively improve
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the SNR degradation in the CT lowpass modulators.
In this section, we address the clock jitter effect in CT-QBP Σ∆Ms with NRZ DAC
pulse. This is an extension of [TTK99] to complex signal domain. The closed-form
formulas for the output spectrum of noise caused by clock jitter are derived. The
derived SNR formula in CT complex Σ∆ modulator is similar to the result in CT
lowpass counterparts[CS99a].
5.4.1. Clock Jitter in CT-QBP Σ∆M
Figure 5.32.: CT-QBP Σ∆M with clock jitter.
Generally, there are two blocks which require a precise clock signal; the sampler
before quantizer and the DAC that generates the feedback pulse. For an ideal case,
the sampler and DAC operate with identical and undisturbed sampling clock. Due to
several reasons, the clock edge at each instant in sampler and DAC is deviated from
exact clock edge.
The clock uncertainties in sampler are generally ignored because the error caused
by a sampling clock jitter is shaped by the modulator at maximum noise superpress
point. Hence, in our analysis, the effect of clock jitter in feedback DACs with NRZ
pulse will be considered.
The equivalent block diagram of a CT-QBP Σ∆M with clock jitter at the feedback
DACs is shown in Figure 5.32 where the complex loop filter H(s) is replicated for the
analytical consideration in DT-domain. All signals and blocks are divided into real
and image channels.
For jitter free, the identical clock is applied to DACs in real and image channels and
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the outputs of DACs are denoted by unity step function for DAC NRZ pulses.
v(t) = vI(t) + jvQ(t),
vI,0(t) =
∞∑
k=−∞
(yI [k]− yI [k − 1]) · u(t− kTs),
vQ,0(t) =
∞∑
k=−∞
(yQ[k]− yQ[k − 1]) · u(t− kTs), (5.41)
where yI [k] and yQ[k] are k-th outputs in real and imaginary paths. In general, there
are two kinds of clock jitter such as a pulse-delay jitter and a pulse-width jitter. For
NRZ pulses, both of these are considered at a start of every clock corresponding to the
pulse-delay jitter, because the uncertainty at an end corresponding to the pulse-width
jitter is also for start of next clock. Therefore the clock uncertainties are inserted into
above equation as follows:
vI(t) =
∞∑
k=−∞
(yI [k]− yI [k − 1]) · u(t− kTs + TJ [k]),
vQ(t) =
∞∑
k=−∞
(yQ[k]− yQ[k − 1]) · u(t− kTs + TJ [k]), (5.42)
where TJ [k] is a clock uncertainty in the feedback DACs which has a statistic distribu-
tion. The output of complex filter H(s), w(t) is the convolution of v(t) and an impulse
response of complex filter, h(t). The impulse response h(t) and the step response hu(t)
of the complex filter are identical to Equation 5.22 in complex domain. Therefore we
get
w(t) =
∞∑
k=−∞
{∆yI [k] · hu,I(t− kTs + TJ [k])−∆yQ[k] · hu,Q(t− kTs + TJ [k])}
+j ·
∞∑
k=−∞
{∆yI [k] · hu,Q(t− kTs + TJ [k]) + ∆yQ[k] · hu,I(t− kTs + TJ [k])} . (5.43)
Here,
∆y[k] = ∆yI [k] + j∆yQ[k],
∆yI [k] = (yI [k]− yI [k − 1]),
∆yQ[k] = (yQ[k]− yQ[k − 1]). (5.44)
Assuming that the clock uncertainty TJ [k] is much smaller than the sampling period
Ts, the step response in each channel, hu,I(t− kTs + TJ [k]), hu,Q(t− kTs + TJ [k]) can
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be obtained approximately as a first-order Taylor series expanded around t = t− kTs,
as follows:
hu,I(t− kTs + TJ [k]) ≈ hu,I(t− kTs) + d
dt
hu,I |t=t−kTs · TJ [k],
hu,Q(t− kTs + TJ [k]) ≈ hu,Q(t− kTs) + d
dt
hu,Q|t=t−kTs · TJ [k]. (5.45)
For linear time invariant system, we can use the fact that
d
dt
hu,I(t) = hI(t),
d
dt
hu,Q(t) =
hQ(t). The output of feedback, w(t) can be expressed as linear approximation of clock
uncertainty.
w(t) =
∞∑
k=−∞
{∆yI [k](hu,I(t− kTs) + hI(t− kTs)TJ [k])−
−∆yQ[k](hu,Q(t− kTs) + hQ(t− kTs)TJ [k])}
+j ·
∞∑
k=−∞
{∆yI [k](hu,Q(t− kTs) + hQ(t− kTs)TJ [k]) +
+∆yQ[k](hu,I(t− kTs) + hI(t− kTs)TJ [k])}. (5.46)
After sampling process, it is defined in DT domain and denoted as
w(n) = ∆y[n] ∗ hu(n) + yˆ[n] ∗ h(n), (5.47)
where
yˆ[n] = ∆y[n] · TJ [n]/Ts. (5.48)
Expressing the z-transformation of h(n) and hu(n) as H(z) and Hu(z), we represent
them in complex domain.
W (z) = (1− z−1)Hu(z)Y (z) +H(z)Yˆ (z). (5.49)
Then, the output of the modulator is obtained from Figure 4.32 when the z-transformation
of S(n) is S(z).
Y (z) =
S(z) + E(z)−H(z)Yˆ (z)
1 + (1− z−1)Hu(z) . (5.50)
From the relationship of the step and the impulse response (h(t) = dhu(t)/dt), the
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step response in CT-domain is
Hu(s) = H(s) · 1
s
→ hu(t) = L−1{Hu(s)}, , (5.51)
then, the step invariant response can be determined by sampling the continuous-time
version:
hu(nTs) = hu(t) |t=nTs . (5.52)
Next, the DT transfer function to step input is derived from the z-transformation, as
shown:
Hu(z) = Z{hu(nTs)} = H(z) · 1
1− z−1 , (5.53)
therefore, we get
H(z) = (1− z−1)Hu(z). (5.54)
The output of modulator is
Y (z) =
S(z) + E(z)−H(z)Yˆ (z)
1 +H(z)
. (5.55)
The above equation implies that the error by clock jitter is directly added into the
in-band output power spectrum with input signal and quantization error signal.
5.4.2. Power Spectral Density of Error Signal by Clock Jitter
For jitter free case (TJ [n] = 0), the output of modulator is
Y0(z) =
S(z) + E0(z)
1 +H(z)
. (5.56)
Therefore an error signal introduced by clock jitter can be expressed as follows:
EJ(z) = Y (z)− Y0(z) = (E(z)− E0(z))−H(z)Yˆ (z)
1 +H(z)
. (5.57)
Here, a term of (E(z) − E0(z)) is ignored due to noise shaping at a maximum noise
suppress point. Therefore, the error signal caused by clock jitter is
EJ(z) =
−H(z)Yˆ (z)
1 +H(z)
= HJ(z) · Yˆ (z). (5.58)
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From the above equation, it can be seen that the error introduced by clock jitter is
filtered by the transfer function, HJ(z) = H(z)/(1 + H(z)) which is similar to the
input signal in the CIFF topology. Therefore the error signal by clock jitter is directly
added to the in-band noise power.
The power spectrum density of error output due to the clock jitter is.
SJ(z) = | HJ(z) |2SYˆ (z). (5.59)
In general, the power spectral density of a signal is obtained from the Fourier transfor-
mation of its autocorrelation function. We assume that the clock uncertainty have no
correlation with the deviation of output signal ∆y[n] - statistically independent each
other. Hence, the correlation function, RYˆ [k] is
RYˆ [k] = E{yˆ∗[n]yˆ[n+ k]}
= (1/Ts)
2E{∆y∗[n]∆y[n+ k]}E{TJ [n]TJ [n+ k]}, (5.60)
where E{·} denotes the statistical average operator.
Now, we assume the clock uncertainty sequence TJ [n] is a stationary DT white noise
source with the Gaussian distribution and its variance is σJ . The autocorrelation
function of clock uncertainty sequence is
RTJ [k] = E{TJ [n]TJ [n+ k]} = σJ2 · δ[k]. (5.61)
On the other hand, the autocorrelation of ∆y[n] is represented by the autocorrelations
of the ∆yI [n] and ∆yQ[n] in the I/Q paths and their crosscorrelations, as shown:
E{∆y∗[n]∆y[n+ k]} = R∆YI [k] +R∆YQ [k] + j(R∆YI,Q [k]−R∆YQ,I [k]), (5.62)
where
R∆YI [k] = E{∆yI [n]∆yI [n+ k]},
R∆YQ [k] = E{∆yQ[n]∆yQ[n+ k]},
R∆YI,Q [k] = E{∆yI [n]∆yQ[n+ k]},
R∆YQ,I [k] = E{∆yQ[n]∆yI [n+ k]}.
The power spectrum of the SYˆ (z) is identical to a result of the Fourier transform of
autocorrelation RYˆ [k], that is,
SYˆ (e
jwTs) =
∞∑
k=−∞
RYˆ [k]e
−jwkTs . (5.63)
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and is determined as follows:
SYˆ (e
jwTs) = [R∆YI [0] +R∆YQ [0] + j(R∆YI,Q [0]−R∆YQ,I [0])] · (
σJ
Ts
)2. (5.64)
From the definition of the crosscorrelation function,
R∆YI,Q [0] = R∆YQ,I [0]. (5.65)
The autocorrelations, R∆YI [0] and R∆YQ [0] define total powers of the deviation se-
quences ∆yI [n] and ∆yQ[n] at I/Q outputs of the CT-QBP Σ∆M.
P∆Y = R∆YI [0] +R∆YQ [0] = P∆YI + P∆YQ . (5.66)
The total jitter-induced noise of the modulator in the passband centered around wc
can be obtained as
PJ =
1
2pifc
·
∫ wc+0.5wB
wc−0.5wB
| HJ(ejwTs) |2 · SYˆ (ejwTs)dw. (5.67)
The transfer function HJ(ejwTs) is similar to the signal transfer function of the CIFF
topology and the amplitude response in the passband is approximately unity. There-
fore, the jitter-induced noise is
PJ =
1
OSR
· (σJ
Ts
)2 · (P∆YI + P∆YQ). (5.68)
From the above equation, it can be seen that the noise by clock jitter depends on the
powers of the output deviation sequences of the modulator. The jitter-induced noise
results in the increased noise power in the passband of the modulator.
5.4.3. SNR Estimation of CT-QBP Σ∆M
The simulation model is shown in Figure 5.33 which is an extension of the jitter-induced
noise source model [HWPDG04] of the CT lowpass modulator to the CT-QBP Σ∆M.
Now we can calculate the SNRJ of the CT-QBP Σ∆M, due to the noise which is
caused by clock jitter.
SNRJ = 10 · log10PS
PJ
= 10 · log10 OSR · V
2
in
(σJ
Ts
)2 · (P∆YI + P∆YQ)
, (5.69)
where Vin is an amplitude of the input signal. The signal power in the CT-QBP Σ∆Ms
is two times than that of the lowpass modulators, because the input signal is a complex
signal.
The output noise of the modulator is basically caused by the quantization process
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Figure 5.33.: Simulation model of the CT-QBP Σ∆M with clock jitter.
and clock jitter. When the quantization noise at the modulator output is PQ, the SNR
by two noise sources can be estimated as
SNR = 10 · log10 PS
PQ + PJ
. (5.70)
The effect of clock jitter was simulated by using the above model in the second-order
CT-QBP Σ∆M. As shown in Figure 5.34, it can be seen that when σJ/Ts is lower, the
SNR of the modulator is mainly determined by the quantization noise, otherwise, for
a higher σJ/Ts, it depends on the jitter-induced noise. The modulator parameters are
a1 = a2 = 9.0e6, b1 = 0.04 and the feedforward coefficients k1 = k2 = 1. The center
frequency fc, the bandwidth fB, and the sampling frequency fs are 2 MHz, 1 MHz and
64 MHz, respectively. The input signal level is -6 dBFS and the powers of P∆YI and
P∆YQ are assumed as 2.
The deviation sequences ∆yI [n] and ∆yQ[n] which take the values of ±2 and 0 for
a single-bit modulator with ±1 outputs. Their powers are proportional to ∆y2 =
(y[n] − y[n − 1])2 = 4 and the number of bit transitions of quantizer outputs in I/Q
paths are as follows [CS99a]:
P∆YI ≈ 4N∆YI/Nt P∆YQ ≈ 4N∆YQ/Nt (5.71)
The number of the transitions is related to the input signal and especially the mod-
ulator NTFQBP design. The number of bit transitions in the I-path of the above
second-order CT-QBP Σ∆M is shown in Figure 5.35. In general, the lower the input
signal level, the greater the number of bit transitions of quantizer outputs. But, when
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Figure 5.34.: SNR of the second-order CT-QBP Σ∆M with the jitter-induced noise.
the input level is less than -40 dBFS, the number of bit transitions is nearly constant.
Thus, when the input level is greater than -40 dBFS, the jitter-induced noise might
result in a nonlinear error of the SNR if σJ/Ts is greater than a critical value (for ex-
ample, σJ/Ts = 2 · 10−3 in the above second-order CT-QBP Σ∆M) as shown in Figure
5.36. It can be seen that the nonlinear error for σJ/Ts = 10−3 is relatively lower than
that for σ/Ts = 10−2.
The DT equivalent NTFQBP also affects the number of the output bit transi-
tions [HWPDG04], [RP06]. The number of the bit transitions can be reduced by
an optimized NTFQBP , which is carried out by adjusting the zero locations of the
loop filter. In this case, a decrease of the area coefficient translates into a smaller
power of the jitter-induced noise component and therefore, jitter-induced noise reduces
[HWPDG04].
In order for reduced jitter sensitivity, the techniques which have been proposed for
the CT lowpass modulators, such as in [OMG02], [OGM03a], [LL02] and [HPW06] can
be extended to the design of the CT-QBP Σ∆Ms.
5.5. Nonlinearity of Multibit DAC
Multibit Σ∆Ms are well suited for high resolution because of lower quantizer noise
and less sensitivity to feedback DAC clock uncertainties. The overall resolution of
multibit modulators is determined by the internal digital-to-analog conversion linear-
ity. The DAC bank contains unit DAC elements with identical weight (LSB) in ideal
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Figure 5.35.: The number of the output bit transitions vs. input level.
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Figure 5.36.: The nonlinear error of the SNR vs. input level.
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case. In practice, component mismatch is inevitably introduced during the chip pro-
cessing. Any error in the feedback DACs is added to the input signal and increases
the in-band noise level of the modulator output, and results in a degradation of SNR.
In order to reduce the effects of the component mismatch in the DAC bank, the
mismatch shaping technique which is based on a noise-shaping, becomes a desirable
solution[Gal97],[SSH99],[SZ95]. The mismatch shaping architectures have been devel-
oped for the lowpass [FWG01],[HL07] and the real bandpass Σ∆Ms [Vad04],[MP05].
In general, the first or second-order mismatch shaper is used for the multibit DAC
nonlinear error due to its stability[WG02] and hardware complexity[WGF01][JXC08].
Figure 5.37.: Multibit complex Σ∆ modulator.
As shown in Figure 5.37, the QBP Σ∆M has two DACs in the I/Q feedback paths.
The errors, εI and εQ by mismatch in the feedback DACs increase the in-band noise-
level of the QBP Σ∆Ms[Sch02],[RCRW06a].
A complex DAC bank was proposed in [RDMRW06],[RCRW06b]. As shown Figure
5.38, two separate DAC banks in Figure 5.37 were merged into one complex DAC
structure, which has a bank with 2N unit DAC elements. In the complex DAC, the
input signal x[n] is defined in the complex domain and its output, x[i] is limited to
{1, j}. When xi[n] = 1, the unit DAC element is selected for I-path and generates a
feedback signal to I-path. When xi[n] = j, the unit DAC element is selected for Q-path
and gives a feedback signal to Q-path and when xi[n] = 0, the unit DAC element is
unselected and generates no feedback. Therefore, it can be denoted as follows:
yi[n] =

(1 + εi) if xi[n] = 1
j(1 + εi) if xi[n] = j
0 if xi[n] = 0
(5.72)
where εi is the mismatch error of i-th DAC element.
85
5. Analysis of Nonidealities
In the complex DAC, the gain error introduced by mismatch between the I and Q-
path is canceled[RDMRW06], because selection of the unit DAC elements is addressed
in a merged common DAC bank with no relation to the I and Q-path.
y[n] = kx[n] + ε[n] (5.73)
The DAC mismatch error ε[n] = εI [n]+ jεQ[n] is a sum of elements mismatch errors of
the selected unit DAC elements for the feedback DAC signals of I/Q-paths, respectively.
The ε[n] is added to the input signal and directly presents to the modulator output,
and therefore it should be shaped similar to quantizer noise.
Figure 5.38.: Complex DAC bank.
In order to overcome the drawback of multibit QBP Σ∆Ms, there are several spec-
tral shaping methods, such as data-weighted average (DWA) based on an element
rotation[SKKK04], vector-based spectral shaping[Sch02], butterfly shuffler based on
bit-swapping[RCRW06a] and tree-structure[RCRW06b]. Unfortunately, they can only
be applied to complex modulators centered around fs/4. The spectral shaping based on
butterfly shuffler and tree-structure is a more effective method than the others, because
of more randomized selection of unit DAC elements as well as spectral shaping. The
butterfly shuffler and the tree-structure are essentially similar to each other, except for
bit-level-swapping and register-level-swapping. Furthermore, the hardware complexity
for tree-structured DAC is much lower than the butterfly shuffler[RDMRW06].
In this section, the implementation of the tree-structure DAC for multibit QBP Σ∆
modulators centered at any intermediate frequency, will be addressed [KJWH08b]. For
the tree-structured DAC, the 2N unit DAC elements can be addressed by the element
selection logic (ESL). The ESL which gives an assurance of mismatch shaping can be
made by the mismatch shaper. A main task for the mismatch spectral shaping, is to
find a desirable mismatch shaper in the tree-structured DAC. Therefore, based on the
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review of the complex tree-structured DAC, the complex mismatch shaper with any
intermediate frequency is proposed and its hardware implementation is discussed. The
effectiveness of the proposed mismatch shaper is proved. The proposed shaper can be
used in the both of CT- and DT-QBP Σ∆Ms.
5.5.1. Complex Tree-Structured DAC
Firstly, we review the complex tree-structured DAC. Figure 5.39 shows the tree-
structured DAC with eight unit DAC elements, for a 2-bit QBP Σ∆M, which can
be extended into any multibit complex DACs. Every unit DAC element can be ad-
dressed by the ESL outputs, for the feedback signal generation of the I/Q-path in every
sample period.
Figure 5.39.: Tree-structured complex DAC.
As shown in Figure 5.39, the ESL consists of (b + 1) layers (b is the bit number of
the multibit DAC) of switching blocks Sk,r, where k and r denote the layer number
and the position within the layer, respectively. The switching block Sk,r has a single
input xk,r[n] and two outputs; one is xk−1,2r−1[n], other is xk−1,2r[n]. The sum of two
outputs must be equal to the input of the switching block Sk,r
xk−1,2r[n] + xk−1,2r−1[n] = xk,r[n]. (5.74)
Also, the input and outputs of the switching block Sk,r must satisfy the following
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relationship.
xk−1,2r−1[n] =
1
2
(xk,r[n] + sk,r[n]),
xk−1,2r[n] =
1
2
(xk,r[n]− sk,r[n]), (5.75)
where sk,r[n] is the switching sequence and is defined in the complex domain.
The following constraints for the switching sequences sk,r[n] must also be ensured
[RCRW06b]. For layer-1 switching blocks, the switching sequence constraints can be
summarized as following:
s1,r[n] =

0 if x1,r[n] is 0,2 or j 2
±1 if x1,r[n] is 1
±j if x1,r[n] is j
±1∓ j if x1,r[n] is 1+j
(5.76)
These constraints guarantee that the outputs of the switching blocks within layer-1
are limited to {0, 1, j}. For all other layers, the above constraints can also be used,
but it is rather hardware-complex. Therefore, the following constraints may be used:
sIk,r[n] =
{
0 if xIk,r[n] is even
±1 if xIk,r[n] is odd
sQk,r[n] =
{
0 if xQk,r[n] is even
±1 if xQk,r[n] is odd
(5.77)
5.5.2. Complex Mismatch Shaper
The DAC mismatch error ε[n] is a linear combination of the switching sequences
sk,r[n][Gal97]. If the switching sequences are all uncorrelated and share the same
K-th shaped sequences, the DAC mismatch error ε[n] will be a K-th shaped sequence
as well. Therefore, a desirable spectral shaping for the ε[n] conforms to the generated
switching sequences sk,r[n].
The switching sequences with complex spectral shaping are obtained from the com-
plex shaper, as shown in Figure 5.40, which was proposed in [RDMRW06]. It consists
of a complex loop filter defined in the digital domain with no input signal, and a re-
stricted quantizer. The outputs of the restricted quantizer are forced by the inputs
svIk,r[n], sv
Q
k,r[n] and xk,r[n] to satisfy the constraints (see next subsection). It can be
seen that an additional error (Lk,r[n] = LIk,r[n] + jL
Q
k,r[n]) of the restricted quantizer is
shaped by a complex loop filterHm(z) similar to the quantizer error in the conventional
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analog Σ∆M. Therefore, the switching sequence sk,r[n] is
sk,r(z) =
Lk,r(z)
1 +Hm(z)
. (5.78)
Now, it can be concluded that the complex spectral shaping of the switching sequence
sk,r[n] depends on the complex loop filterHm(z) for the complex mismatch shaper. The
Figure 5.40.: Complex mismatch shaper.
noise introduced by unit DAC element mismatch error, which is zero-mean randomized,
has a white noise distribution in frequency domain. The complex mismatch shaper
should move the in-band white noise by the mismatch to the out-of-band. Therefore,
the loop filter of the complex mismatch shaper should be centered in the passband of
the QBP Σ∆M.
Figure 5.41 shows a first-order complex mismatch shaper which is defined in the
digital domain. It has cross-couplings to move from DC to the intermediate frequency.
The quantizer is restricted by a parity sequence of the input xk,r[n] and state variables
svIk,r[n], sv
Q
k,r[n]. It can be seen that except for no input signal, the complex mismatch
shaper behaves like a first-order digital QBP Σ∆M. The loop filter transfer function
of the first-order complex mismatch shaper is
H1,m(z) =
(R1 + jR2)z
−1
1− (R1 + jR2)z−1 , (5.79)
and the additional error Lk,r is shaped by the mismatch shaping transfer function.
Hence, the output transfer function of the first-order complex mismatch shaper is
sk,r(z) = [1− (R1 + jR2)z−1] · Lk,r(z). (5.80)
Now, if the parameters R1, R2 are properly selected, the complex mismatch shaper
can move the mismatch noise power from the in-band to the out-of-band. With the
ratio of the intermediate frequency to the sample frequency,M0 = fs/fc, the mismatch
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Figure 5.41.: First-order complex mismatch shaper.
shaper parameters are denoted as follows:
R1 = cos(2pi/M0), R2 = sin(2pi/M0). (5.81)
It implies that R1 decreases but R2 increases with increasing intermediate frequency.
For fc = fs/4 , the transfer function of the complex mismatch shaper is
sk,r(z) = [1− jz−1] · Lk,r(z). (5.82)
The implementation is considerably easy because of an elimination of multiplier oper-
ations. Note that for the b-bit tree-structured DAC, the total number of the required
mismatch shapers is the same as the number of switching blocks Sk,r, is (2b+1 − 1).
5.5.3. Implementation of Complex Mismatch Shaper
In the tree-structured DAC, the real and imaginary terms of the input/output signals
in the switching block Sk,r are always positive integers, because the real and imaginary
terms of switching sequence sk,r are limited to {0,±1} as shown in Equation (5.76)
and (5.77). Therefore, the register operations between the successive switching blocks
of the tree-structured DAC obey just as proposed in [Gal97].
In the complex mismatch shaper for the switching blocks Sk,r, assuming a present
state variable Qpk,r which has one of {−1, 1}, the switching sequence sk,r, i.e., the re-
stricted quantizer output, depends on the parity sequence of xk,r and the state variable
svk,r. This part is based on the original scripts which were proposed in [RDMRW06]
and they are more detailed here, as follows:
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• When both xIk,r[n] and x
Q
k,r[n] are even (Q
n
k,r[n] defines next state),
sIk,r[n] = 0, s
Q
k,r[n] = 0, Q
n
k,r[n] = −Qpk,r[n]. (5.83)
• When xIk,r[n] is even and x
Q
k,r[n] is odd, or the opposite,
if xIk,r[n] : even, s
I
k,r[n] = 0.
if sign(svQk,r[n]) = 0,
sQk,r[n] = −Qpk,r[n], Qnk,r[n] = −Qpk,r[n]. (5.84)
if sign(svQk,r[n]) 6= 0,
sQk,r[n] = sign(sv
Q
k,r[n]), Q
n
k,r[n] = Q
p
k,r[n]. (5.85)
• When both xIk,r[n] and x
Q
k,r[n] are odd,
if sign(svIk,r[n]) 6= 0, sign(svQk,r[n]) 6= 0,
sIk,r[n] = sign(sv
I
k,r[n]), s
Q
k,r[n] = sign(sv
Q
k,r[n]),
Qnk,r[n] = Q
p
k,r[n]. (5.86)
if sign(svIk,r[n]) = sign(sv
Q
k,r[n]) = 0,
sIk,r[n] = Q
p
k,r[n], s
Q
k,r[n] = −sIk,r[n],
Qnk,r[n] = −Qpk,r[n]. (5.87)
if sign(svIk,r[n]) 6= 0, sign(svQk,r[n]) = 0, or the opposite
sIk,r[n] = sign(sv
I
k,r[n]), s
Q
k,r[n] = −sIk,r[n],
Qnk,r[n] = −Qpk,r[n]. (5.88)
The switching sequence constraints (5.77) can be ensured by the above assignment.
When both xIk,r[n] and x
Q
k,r[n] are odd, the restricted quantizer is similar to a dithered
single-bit quantizer in conventional Σ∆Ms.
For layer-1 switching blocks, when both xIk,r[n] and x
Q
k,r[n] are odd, that is, x1,r[n] =
1+j, a careful consideration needs because s1,r[n] = ±1∓j from (5.76). This constrain
guarantees that x0,2r[n], x0,2r−1[n] can select the other unit DAC elements for the I/Q
paths. This constrain can be implemented as follows:
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if sign(svIk,r[n]) 6= sign(svQk,r[n]) and both are nonzero,
sIk,r[n] = sign(sv
I
k,r[n]), s
Q
k,r[n] = sign(sv
Q
k,r[n]),
Qnk,r[n] = Q
p
k,r[n]. (5.89)
if sign(svIk,r[n]) = sign(sv
Q
k,r[n]) and sv
I
k,r[n] ≥ svQk,r[n],
sIk,r[n] = 1, s
Q
k,r[n] = −1, Qnk,r[n] = Qpk,r[n]. (5.90)
if sign(svIk,r[n]) = sign(sv
Q
k,r[n]) and sv
I
k,r[n] < sv
Q
k,r[n],
sIk,r[n] = −1, sQk,r[n] = 1, Qnk,r[n] = Qpk,r[n]. (5.91)
With the extra cases, they correspond to Equations (5.87) and (5.88). The next state
is defined as Qpk,r[n+1] = Q
n
k,r[n], and the above assign of Qnk,r[n] might avoid spurious
tones by zero-crossing.
Until now, we assign the output states for the restricted quantizers of all layers.
These can address 2N DAC element with a pseudo-randomized selection which depends
on svk,r and xk,r. The randomized selection among the complex DAC bank is effective
for DC offset by mismatch error. Note that the above assign for the restricted quantizer
might be applied to the complex mismatch shaper with any intermediate frequency, in
tree structured DAC.
The complex spectral shaping centered around intermediate frequency results from
a combination of cross-couplings and the restricted quantizer. But, the direct combi-
nation as shown in Figure 5.41 contains decimal operations in a calculation of the state
variable svk,r, needs the addition and the multiplication operations with the floating-
or fixed -point decimal operands. It implies that the hardware complexity highly in-
creases, therefore a great significance of the complex mismatch shaping will be loss.
In order to avoid the decimal operations in complex mismatch shaper, we modify
the shaper as shown in Figure 5.42. It is equal to Figure 5.41 for B=1. If the mismatch
shaper parameters are approached as follows:
R1 ∼=
∞∑
k=−∞
R1,k · 2k, R2 ∼=
∞∑
k=−∞
R2,k · 2k, (5.92)
then the multiplier might be replaced by a few shift and addition operators, where R1,k
and R2,k are limited to {0,±1}. In Figure 5.42, the multiplier after the restricted quan-
tizer is the assign multiplied with 2B−1, but not strictly multiplied. In the following
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Figure 5.42.: Modified first-order complex mismatch shaper.
approach, that is,
Limiter = 2B−1;
LIk,r[n] = Limiter · (−sIk,r[n]) + svIk,r[n];
LQk,r[n] = Limiter · (−sQk,r[n]) + svQk,r[n];
svIk,r[n+ 1] = round(R1 · LIk,r[n]−R2 · LQk,r[n]);
svQk,r[n+ 1] = round(R1 · LQk,r[n]−R2 · LIk,r[n]); (5.93)
the multiplication of Limiter and round operation guarantee the integer operations
on a (B + 1)-bit data structure, including a sign bit.
For the stability of the mismatch shaper, the following bit limitation can be used:
if abs(svIk,r[n+ 1]) ≥ 2 · Limiter − 1, or abs(svQk,r[n+ 1]) ≥ 2 · Limiter − 1,
svIk,r[n] = (2 · Limiter − 1) · sign(svIk,r[n+ 1]),
svQk,r[n] = (2 · Limiter − 1) · sign(svQk,r[n+ 1]). (5.94)
It can be recognized that for a higher B, the noise power of sk,r is similar to the
ideal noise-shaped spectrum. Figure 5.43 shows the power spectrum of the modified
mismatch shaper with a 8-bit data structure, which is centered at wc = pi/6. The
simulation was done with Matlab. For layer-1 switching blocks, the desirable first-order
noise shaping clearly appears. The effectiveness of the proposed complex mismatch-
shaper for tree-structured DAC was proved by simulation in 3rd-order CT-QBP 3-bit
Σ∆ modulator with intermediate frequency fc = fs/12, bandwidth fB =200 KHz, and
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Figure 5.43.: First-order shaped power spectrum of layer-1 switching sequence s1,r.
OSR = 64. Figure 5.44 shows the output spectrum of the simulated modulator. It
can be seen that after the mismatch error is shaped by the proposed first-order shaper,
the in-band noise level is notably improved.
In this section, a first-order complex mismatch shaper which is based on a complex
noise shaping technique has been presented for the reduction of the mismatch effect in
feedback multibit DACs of QBP Σ∆Ms centered at any center frequency. The proposed
complex mismatch shaper can be applied to an ESL design in a tree-structured DAC
and is centered at the same intermediate frequency as that of QBP Σ∆M.
Until now, in this chapter, the nonlinearities of the CT-QBP Σ∆Ms have been
presented. We can summarize as follows:
• Finite GBW of the amplifiers affects the stability and the translation to a wanted
center frequency, fc, of the polyphase filters. The lower GBW of the amplifer, the
less is the stability of the complex integrators, and the greater is the deviation
from fc depending on a selection of the integrating scales. Unfortunately, it
should be noted that the greater the center frequency, the worse is the stability
of the complex integrator. In order to ensure the stability, the use of a lossy
complex integrator is desirable. The deviation from the center frequency can be
decreased by inserting the transconductors in the virtual ground nodes of the
amplifiers.
• Excess loop delay seriously results in reducing the performance of the CT-QBP
Σ∆Ms, such as stability of the modulator and degradation of the SNR. In CT-
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Figure 5.44.: Output power spectrum of multibit complex Σ∆ modulator.
QBP Σ∆Ms, the effect of the excess loop delay increases with the center fre-
quency. In order to compensate its effect, the additional feedback DAC with
unit delay and the feedforward complex compensation coefficient can be used.
• Mismatch loop delay of the I/Q paths makes the additional aliased noise power
in a passband, and therefore results in the degradation of the SNR, causing an
extra feedback loop. For a lower center frequency, its effect significantly can
be reduced. It can be completely compensated by the use of D-latches in the
feedback paths and the compensation scheme of excess loop delay.
• Clock jitter severely reduces the modulator performance. The closed-form for-
mula in CT-QBP Σ∆M with NRZ feedback DAC pulse have been derived. The
degradation of the SNR caused by clock jitter depends on the number of the
output bit transitions. In order to reduce the jitter-induced noise, an optimized
transfer function which decreases the number of the bit transitions and the mod-
ified feedback DAC analog waveforms which were applied to lowpass CT modu-
lators.
• The mismatch of the unit elements in the multibit DAC bank causes a nonlinear
error of the modulator. In order to reduce the nonlinearity caused by DAC mis-
match in QBP Σ∆Ms, a complex mismatch shaping technique which is based on
a noise shaping, can become a desirable solution. A first-order complex mismatch
shaper have been proposed which is centered at any center frequency.
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This chapter describes two application examples; one is high resolution CT-QBP Σ∆M
for GSM/EDGE low-IF receiver, the other is reconfigurable multimode wideband CT-
QBP Σ∆M for GPS/Galileo low-IF receiver. The modulators are designed by the
proposed CICFF topology.
6.1. CT-QBP Σ∆M for GSM/EDGE Low-IF Receiver
This modulator was designed for GSM/EDGE low-IF receiver [KJWH08c], [KJWH08a].
From the GSM/EDGE low-IF receiver system, the frequency characteristics which have
been derived for GSM/EDGE ADC are fc = 130 kHz, fB = 200 kHz. The supply volt-
age is limited to 1.8 V with the chosen standard 0.25µm CMOS technology.
6.1.1. Polyphase Filter Design
A 3rd-order polyphase filter for CT-QBP Σ∆M for GSM/EDGE low-IF receiver was
selected. Figure 6.1 shows the polyphase filter with CICFF topology, designed for
GSM/EDGE. The polyphase filter includes a local feedback loop for an optimized
placement of the zeros in NTF. The optimized placement can minimize the shaped
noise spectrum in passband [NST96]. The summation node for the output of second
quadrature complex integrator is moved to front of the local feedback loop, in order
to avoid resonance damping of the local feedback loop [DKG+05]. Note that if the
last integrator is not within the local feedback loop, the capacitive summation for all
signals should be implemented at the last stage. The polyphase filter transfer function
is
HPPF (s) =
k1a1(s− jwc)2 + k2a1a2(s− jwc) + a1a2a3
(s− jwc)[(s− jwc)2 + a2a3bf ] , (6.1)
where ai = 1/(RiCi), bf = R2/Rf and wc = 1/(RC,iCi) = 1/(RS,iCk,i) in all stages. As
shown in Equation (6.1), the feedforward coefficients ki do not affect the placement of
poles in the polyphase filter, therefore there is no change in the optimized placement
of zeros in the equivalent NTF. The feedforward coefficients only affect the stability of
the modulator, because the poles of the NTF depend on the feedforward coefficients
and the scale coefficients of the integrators.
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Figure 6.1.: Polyphase filter for GSM/EDGE ADC.
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Figure 6.2.: Frequency response of the designed polyphase filter.
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The polyphase filter transfer function is shown in Figure 6.2. The coefficients of
the polyphase filter are optimized for a maximum open-loop phase margin, as this
improves the modulator stability, allowing a relaxation of the delay requirements on
the analogue circuits. The phase margin is around 55o. The polyphase filter gain at
in-band is selected as 70 dB to meet the required SNR. The modulator coefficients
used in this design are shown in Table 6.1.
Table 6.1.: modulator parameter
coefficients values
a1, a2 = a3 0.8702/Ts, 0.1142/Ts
bf , k1, k2 0.04, 0.5, 1.0
6.1.2. Modulator Design
The modulator architecture is shown in Figure 6.3. It consists of the proposed polyphase
filter, quantizers at I/Q feedforward paths and DACs at I/Q feedback paths. The feed-
Figure 6.3.: CT-QBP Σ∆M with CICFF topology.
back DAC pulse was chosen as NRZ, because it has a lower influence on the clock jitter
than other DAC analog pulses.
In this design, the NTF is computed by the inverse method from the proposed
polyphase filter and modulator parameters, then its behavior was estimated in z-
domain. This method gives an easier feasibility of the optimized circuit design in CT
domain, because it starts from the CT polyphase filter design. The out-of-band gain
of NTF is kept below 1.5 for stability and all poles of the NTF locate within unit circle
at sample clock of fs = 26 MHz as shown in Figure 6.4.
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Figure 6.4.: Placement of the poles and zeros of the NTF.
6.1.3. Modulator Nonidealities
In order to satisfy demands for GSM/EDGE applications, the ADC resolution should
be in the range of 13-16 bits. In an ideal case, the peak SNDR of the proposed CT
quadrature bandpass single-bit Σ∆ modulator is 105.8 dB at the the sampling clock
of 26 MHz. Unfortunately, the SNDR of the modulator is reduced by the non-ideal
effects, while causing instability.
6.1.3.1. Sensitivity to RC-Product Variation
In DT modulators implemented in SC technique, the integrator scales are computed by
sampling clock and capacitor ratios, which are intrinsically precise [OG06]. In contrast,
in CT Σ∆ modulators integrator scales are mapped into resistor-capacitor products,
which largely vary over chip process and temperature. The process variations of the
absolute component values of 10− 20% might cause the possible variation of the RC-
product to more than 35% [PDGH+04]. The following equation shows a model for
RC-integrator transfer function subject to a tolerance δRC .
INTi(s) =
1
s ·RiCi(1 + δRC) , (6.2)
The RC-product variation causes the deviation in the optimized zero and the tar-
geted pole locations of the NTF and that from the center frequency. The equivalent
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Figure 6.5.: The equivalent NTF by RC-product variations.
NTF was simulated with different RC-tolerances δRC . It can be seen that the band-
width as well as the center frequency of the modulator are severely varied as shown in
Figure 6.5. Here, all resistive and capactive ratios such as bf , ki were assumed to be
preserved.
When δRC < 0, the modulator becomes unstable due to an aggressive noise shap-
ing, while increasing slightly the SNDR. When δRC > 0, the degradation of the SNDR
results. For δRC = 0.35, the SNDR loss is around 10 dB as shown in Figure 6.6. There-
fore, the RC-product variations should be suppressed or handled. In this application,
RC-product variation until 40% is trimmed by extra pins and simple logic scheme.
In addition, the quadrature bandpass Σ∆ modulators are susceptible to a mismatch
between the circuit components in the I/Q paths [CS98b], [YS99], [RE02], which leads
a severe decrease of the SNR. Since the subsequent stages in polyphase filter suppress
the unwanted effects introduced by mismatch, the mismatch in I/Q paths closer to
the quantizer is less problematic. The crosstalk depends mainly on the mismatch
between the input resistors, and feedback DAC resistors in the first quadrature complex
integrator. Therefore, it is necessary to take care in chip design for a good matching
in the first stage of the modulator.
6.1.3.2. Excess Loop Delay
Figure 6.7 shows the placement of poles and zeros of the NTF with increasing excess
loop delay, in this application. The placement of the zeros of the NTF is not changed,
but the placement of the poles has tendency toward the outside of the unit circle with
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Figure 6.6.: SNDR loss vs. RC-product variations.
increasing excess loop, causing a loss of modulator stability. It can also be seen that an
additional pole and zero are introduced by the excess loop delay, increasing the order
of the denominator and the numerator of the NTF by one. From simulation results,
the designed CT quadrature bandpass Σ∆ modulator was shown that when modulator
loop delay is less than 50% of full sample period, the SNDR loss is less than 6 dB as
shown in Figure 6.8 and hence there is no need to use an additional compensation
scheme. The simulation was done with NRZ feedback DAC pulse in I/Q paths and
input signal level of -3 dBFS.
6.1.3.3. Clock Jitter
The effect of clock jitter in NRZ feedback DAC pulse was estimated by using Equation
(5.69). In this design application, the variance of the DAC clock uncertainty should
be less than 5 ps at sampling clock of 26 MHz as shown in Figure 6.9.
6.1.3.4. Finite GBW
In general, the first amplifier demands higher GBW in CT Σ∆Ms due to the feedback
DAC impulse response. The designed modulator architecture has summation nodes at
the inputs of the second and the third integrators as shown in Figure 6.1, demanding
higher GBW. Therefore, in this application, all amplifiers have identical structures
and sizes - identical GBW and DC gain. The equivalent NTF in z-domain is shown in
Figure 6.10.
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Figure 6.11.: The placement of poles and zeros of the NTF.
Figure 6.11 shows the placement of poles and zeros. It can be seen that additional
poles and zeros are placed around the origin in z-plane. With a lower GBW, the
poles are placed outside of the unit circle and the additional poles and zeros also affect
the modulator performance. On the other hand, for a higher GBW, additional poles
and zeros are canceled around the origin and the modulator might give an adequate
performance. The SNDR loss by finite GBW is shown in Figure 6.12. It can be shown
that in our design consideration, the GBW should be at least as large as 2pifs.
6.2. CT-QBP Σ∆M for GPS/Galileo Low-IF Receiver
This modulator was designed for multimode RF receiver which is shared with three
satellite navigation systems for GPS, Galileo and Glonass. It consists of shared RF
block and two parallel low-IF bands for GPS/Galileo and for Glonass [KJN+08]. In
this application we only focus the implementation of Σ∆M for GPS/Galileo [KJZ+07].
From the system budget, the frequency characteristics which have been derived for
GPS/Galileo ADC are fc = 4.092 MHz, fB = 2/4 MHz (GPS/Galileo). The input DR
should be more than 42 dB with an OSR =64/32 (GPS/Galileo). The supply voltage is
limited to 1.8-V with the chosen standard 0.25µm CMOS technology. The bandwidth
change to switch between GPS and Galileo is implemented by a single logic pin. The
center frequency and bandwidth are additionally controlled by digital calibration.
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Figure 6.12.: SNDR loss vs. finite GBW.
6.2.1. Polyphase Filter Design
The polyphase filter for the GPS/Galileo CT-QBP Σ∆M was chosen as 2nd-order
capacitive feedforward topology, which is sufficient for the low resolution. A local
feedback loop is chosen in order to get an optimized zero placement in a DT equivalent
NTF, and to face the demand of a wideband conversion for GPS/Galileo. In order to
reduce the effects of excess loop delay and finite GBW, lossy integrators are placed
instead of ideal integrators. The selection of a lossy integrator is important to ensure
the modulator stability2.
In case of a second-order polyphase filter with CICFF topology, the capacitive sum-
mation and the compensation cross-couplings for moving the zeros to center frequency
are implemented at the input of the local feedback loop. The transfer function of a
second order polyphase filter with CICFF topology can be described as
HPPF,2(s) =
k1w0,1
√
A1(s− jwc) + w20,1A1(
s+
w0,1
Q1
− jwc + jw0,1
)(
s+
w0,1
Q1
− jwc − jw0,1
) , (6.3)
where w20,1 = (R1/RF,1)/(R1C1)2, wc = 1/(RC,1C1), Q1 = (RP,1/R1)
√
R1/RF,1, A1 =
RF,1/R1 and k1 = Ck,1/C1. Due to the special structure of the local feedback loop,
this implementation is only suitable for stand-alone application of the second-order
2It should be noted that linearity and SNR would be enhanced with an ideal integrator.
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Figure 6.13.: Polyphase filter for GPS/Galileo application.
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polyphase filter with capacitive feedforward summation.
For the Σ∆ modulator, a feedback DAC signal as well as the input signal should
be summed by the capacitive feedforward summation scheme. This requires extra
capacitive summation and separate compensation for the feedback DAC signal in the
second-order Σ∆ modulator due to the capacitive summation at the input of the local
feedback loop. Thus circuit complexity and chip area would be increased.
The most effective solution is to move the summation node to the input of the
second integrator in the local feedback loop. A full schematic of the polyphase filter
is shown in Figure 6.13. In this case, it should be noted that the compensation cross-
coupling affects moving poles as well as zeros to center frequency, in contrast to higher
order polyphase filter than second-order. The values of the compensation resistors are
RS,1 = RC,1/k1. The polyphase filter transfer function of Figure 6.13 is
HPPF,m,2(s) =
k1w0,1
√
A1(s− jwc) + w20,1A1(
s+
w0,m
Qm
− jwc + jw0,m
)(
s+
w0,m
Qm
− jwc − jw0,m
) , (6.4)
w20,m = w
2
0,1(1− k1R1/RP,1 − 0.25 k21R1/RF,1), (6.5)
Qm = Q1
(√
1− k1R1/RP,1 − 0.25 k21R1/RF,1
1 + 0.5k1RP,1/RF,1
)
. (6.6)
When comparing Equations (6.3) to (6.4), the denominator of the transfer functions
changes. Hence, only pole positions vary by this modification. From Equation 6.5
and 6.6, it can be seen, that the resonance frequency and the quality factor are lower
than that of the previous implementation. Resonant damping is caused by moving the
summation node to the input of the second integrator, but it ensures more stability,
though the noise level in passband becomes greater for the Σ∆M. This modification is
only applied to the second-order QBP Σ∆Mwith the local feedback loop and capacitive
feedforward summation.
6.2.2. Modulator Design
The circuit parameters are determined from the system specifications. The resonance
frequency of the local feedback loop is determined by the bandwidth wB and the order
of the Σ∆ modulator. The pole placement of the loop filter corresponds to that of the
zeros of the NTF of the modulator. The imaginary parts of the poles are chosen to
be (wc ± w0) = (wc ± 0.5wB). Therefore, if w0,m ≈ w0 in Equation (6.5), this leads to√
R1/RF,1/(R1C1) = 0.5wB. (6.7)
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The conventional cross-coupling and compensation cross-coupling resistors are de-
termined by the center frequency and the feedforward coefficients. The component
values used in the design of the polyphase filter are listed in Table 6.2.
Table 6.2.: Component Values for GPS/Galileo
GPS Galileo
R1 = 27.60 kΩ R1 = 13.80 kΩ
C1 = 2.0 pF C1 = 2.0 pF
RP,1 = 275.96 kΩ RP,1 = 137.98 kΩ
RF,1 = 919.08 kΩ RF,1 = 459.54 kΩ
RC,1 = 19.46 kΩ RC,1 = 19.46 kΩ
RS,1 = 19.46 kΩ RS,1 = 19.46 kΩ
Ck,1 = 2.0 pF Ck,1 = 2.0 pF
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Figure 6.14.: DT equivalent NTFs for GPS/Galileo application.
The modulator architecture for GPS/Galileo low-IF receiver is the same as that of
GSM/EDGE application as shown in Figure 6.3. Design procedure follows the inverse
method cited in Chapter 3. Figure 6.14 shows the DT equivalent NTFs for GPS/Galileo
QBP Σ∆M. In an ideal case, the peak SNR for GPS/Galileo application is 62.3/56.7 dB
at the sampling clock of 128 MHz. The SNR of the modulator is reduced by the non-
ideal effects, while causing instability, similar to GSM/EDGE application. Fortunately,
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the demand on the resolution of Σ∆M ADCs for GPS/Galileo application is not so
critical, but the signal bandwidths for GPS/Galileo application are much higher than
GSM/EDGE. Therefore, the amplifiers should be designed with higher GBW in order
to satisfy the SNDR, DR and stability.
The mode switch between GPS and Galileo applications is implemented by an extra
pin. When the pin voltage is High, the modulator indicates GPS mode, and when the
pin voltage is Low, it works at Galileo mode.
6.3. Circuit Implementation
The top schematics for chips of the GSM/EDGE and GPS/Galileo CT-QBP Σ∆Ms
comprise the proposed 3rd-order and 2nd-order polyphase filter with CICFF topology,
respectively. In addition, dynamic latched comparators, the feedback NRZ feedback
DAC pulse generators, output buffers for measurement, and voltage bias circuits are
placed on test chips.
6.3.1. Integrator Design
OpAmp-RC complex integrators are selected for the sake of linearity in low-voltage
application. In the design of the integrator, the OpAmp is most important in order to
satisfy desirable specifications, because its non-ideality by finite DC gain, GBW and
input capacitance affect the modulator directly. In detail, the finite DC gain, GBW
and input parasitic capacitance makes an error of the integrator gain and a parasitic
pole.
For GSM/EDGE application, from the sampling clock of 26 MHz, OpAmps are
designed with GBW higher than 150 MHz, with phase margin of 56.5o under load
capacitance of 0.2 pF. On the other hand, for GPS/Galileo application, from broad
bandwidth, the OpAmps are designed with GBW higher than 500 MHz with phase
margin of 52.5o under load capacitance of 0.5 pF. The DC gain of the designed OpAmps
is higher than 60 dB in two applications. In order to accommodate the low supply
voltage, fully differential two stage Miller OpAmps were chosen, where a continuous-
time common mode feedback circuit is attached as shown in Figure 6.15. The simulated
DC power consumptions of the OpAmps are about 170 µA for GSM/EDGE and about 2
mA for GSM/EDGE application, respectively. Because of a potentially large deviation
of the RC-product due to process variations, quantized arrays of switchable capacitors
are included. The capacitance value for the test chip is manually controlled by external
pins and sample logic block until tolerance δRC of 40%.
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Figure 6.15.: OpAmp with continuous-time CMFB.
6.3.2. Quantizer and Feedback DAC
In the real and imaginary paths, the output signals of the polyphase filter are sampled
by a single-bit dynamic latched comparator with a master-slave D-flip-flop and con-
verted to a digital signal. In these two applications, the dynamic latched comparators
and feedback DACs are designed with the same architectures and transistor sizes. Fig-
ure 6.16 shows the schematic of the quantizer. The simulated power consumption is
less than 60 µW using a 1.8-V supply, in two applications. The master-slave D-flip-flop
is implemented with NOR gates. The delay is 1.5 ns and DC offset is less than 3 mV.
For the generation of the NRZ feedback DAC analog pulses, the CMOS transmission
switches, which are connected to reference voltage sources, are directly driven by the
buffered digital output stream of the quantizer.
6.3.3. Calibration of RC-Product
CT Σ∆ modulators integrator scales seriously vary over chip process. RC-product
variation is trimmed by external pins and simple logic scheme. In order for tuning of
the bandwidth and the center frequency, the 3-bit digital calibration pins are used for
two applications, respectively. The bandwidth is calibrated by tuning the integrating
capacitors and feedforward capacitors at same time. All capacitors are implemented
with the binary quantization array which is connected by CMOS transmission switches
as shown in Figure 6.17. Similar to the bandwidth tuning, the center frequency is cali-
brated by tuning of cross-coupling resistors and compensation cross-coupling resistors.
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6.4. Chip Implementation
For GSM/EDGE and GPS/Galileo applications, the test chips were designed in a
0.25µm CMOS technology based on the following rules:
• All analog blocks were clearly separated from the digital blocks on chip in order
to prevent a crosstalk from digital circuits.
• All cross-couplings of the quadrature complex integrators and all compensation
cross-coupling resistors are symmetrically placed between real and imaginary
channels in order to reduce the mismatch. Especially, the integrating, cross-
coupling and feedback DAC resistors of the first quadrature complex integrator
were carefully designed with larger width.
• The pads of the positive and negative reference voltages were placed far away
from the pads of the signal input and digital output. The pads for the sample
clock were placed as near as possible to quantizers.
Figure 6.18 and Figure 6.19 show chip micrographs of designed 3rd-order CT-QBP
Σ∆M for GSM/EDGE low-IF receiver and 2nd-order CT-QBP Σ∆M for GPS/Galileo
low-IF receiver, respectively.
Figure 6.18.: Chip micrograph for GSM/EDGE low-IF receiver.
In this chapter, two design prototypes have been shown as examples; one is high
resolution, medium bandwidth CT-QBP Σ∆M for GSM/EDGE low-IF receiver, and
the other is reconfigurable multimode wideband CT-QBP Σ∆M for GPS/Galileo low-
IF receiver. The modulator prototypes were designed by the CICFF topology proposed
in Chapter 4 and design procedures conform to the inverse method proposed in Chapter
3. In order to ensure the proposed polyphase filters with CICFF topology and design
methodology, the test chips were designed in a 0.25µm CMOS technology.
113
6. Application Examples
Figure 6.19.: Chip micrograph for GPS/Galileo low-IF receiver.
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This chapter presents measurement results of the test chips which were designed in
0.25 µm CMOS technology for GSM/EDGE and GPS/Galileo applications. The mea-
surement results demonstrate the effectiveness of the proposed CT-QBP Σ∆Ms for
low-IF receivers. .
7.1. Measurement Setup
Figure 7.1 shows the measurement setup used for CT-QBP Σ∆ modulator chip. A
signal generator provides the quadrature input signals with common mode DC level
and permissive minimum channel mismatch. The clock generator supplies sampling
clocks of 26 MHz for GSM/EDGE and 125 MHz for GPS/Galileo with clock jitter
variance of 5 ps. The quadrature single-bit-streams are transformed to the frequency
domain by using the Fast Fourier Transformation (FFT) in the signal analyzer. The
shaped noise spectrum is observed.
Figure 7.1.: Measurement setup.
The bit-streams of I/Q paths were upsampled on oscilloscope as fds = 0.5 GSam-
ples/s in GSM/EDGE application and as fds = 2.5 GSamples/s in GPS/Galileo appli-
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cation. The bit-streams of both I/Q paths are fed through the oscilloscope to a Matlab
workstation in order to estimate the SNDR and input DR.
In Matlab, the input bit-streams which are upsampled in oscilloscope should be
downsampled to sampling rate of Σ∆ modulator chip. Therefore downsample ratio
is fds/fs and the FFT resolutions on Matlab workstation are 2 kHz for GSM/EDGE
and 20 kHz for GPS/Galileo. The process of bit-streams in Matlab workstation are as
follows:
• Bit-streams of I/Q paths in oscilloscope is given as the input of workspace of
Matlab.
• Levels of digital bit-streams valued between VDD and GND are shifted into +1
and −1. This implies that the shifted bit-stream has no DC value in FFT by
introduced common mode DC level. But it should be noted that DC level in
FFT always exists due to DC offset.
• Downsampling of the shifted bit-streams.
• Estimation in time domain. If the downsampled bit-streams of I/Q paths are
different to the oscilloscope, by the use of a downsample calibration, the down-
sample processing is repeated until the downsampled bit-streams are the same
as the oscilloscope.
• Transformation from downsampled bit-steams to complex bit-stream.
• FFT precess of complex bit-stream in Hanning window.
• SNDR calculation.
7.2. Dynamic Range and SNDR
7.2.1. GSM/EDGE Application
The downsampled single bit-streams of the I/Q paths are shown in Figure 7.2 which
were downsampled on Matlab workstation. They are similar to pulse-width modulator
outputs of two signals with phase difference of 90 degree. The total number of the
digital data which are downsampled with modulator sampling clock rate is 12500.
In order to ensure that second and third harmonic tones fall within the signal band-
width of 200 kHz centered around 130 kHz, a quadrature sinusoid at 70 kHz with
-3 dBFS was selected. Measurement results demonstrate a SFDR of 96.0 dB and an
image rejection (IR) of 75.8 dB as shown in Figure 7.3. The SNDR of the designed
chip was measured under the above conditions. These date demonstrate that input
DR of 90.3 dB was achieved with a peak SNDR of 86.8 dB as shown Figure 7.4.
The measured power dissipation is less than 2.7 mW at 1.8 V supply voltage. In
Table 7.1, the measured results are summarized.
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Figure 7.2.: Measured single bit-streams of the I/Q paths for GSM/EDGE.
7.2.2. GPS/Galileo Application
All measurements were done in GPS and Galileo mode. In each mode, quadrature
input signals with -3 dBFS at 4 MHz were applied to the chip. The sampling clock
frequency was chosen to be 125 MHz. The bandwidth switch for GPS/Galileo is
realized by integrating resistor and feedback resistors in the local feedback loop and
the lossy integrators, as shown in Table 6.2. The bandwidth is tuned by switchable
integrating capacitors and feedforward capacitors. The center frequency is tuned by
switching the conventional cross-coupling and compensation cross-coupling resistor
arrays, using digital calibration logic and external pins.
The single-bit I/Q channel output bit-streams are captured and upsampled by the
oscilloscope. The bit-streams fed to the Matlab workstation are down-sampled by the
sampling clock and analyzed using a 20 kHz FFT with a Hanning window. Figure 7.5
shows the output spectrum of the measured Σ∆ modulator for GPS/Galileo receiver.
The measurement SNDR versus input level is shown in Figure 7.6. The designed
modulator achieves a peak SNDR of 52.9dB for GPS and 48.4 dB for Galileo. It
has a relatively high input dynamic range because the maximum stable input level
increases due to the use of the lossy integrators. In Table 7.2, the measured results are
summarized.
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Figure 7.3.: Measured modulator output spectrum for GSM/EDGE
118
7.2. Dynamic Range and SNDR
−100 −90 −80 −70 −60 −50 −40 −30 −20 −10 00
10
20
30
40
50
60
70
80
90
100
Input Level (dBFS)
SN
DR
 (d
B)
 
 
SNR
SNDR
Figure 7.4.: SNDR vs. input signal level for GSM/EDGE.
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Table 7.1.: IC Performance for GSM/EDGE
Parameters Esfahani’03[EBRB03] This work
Input IF/Bandwidth -100 kHz/270 kHz 130 kHz/200 kHz
Peak SNDR 78.4 dB 86.8 dB
input DR 82.0 dB 90.3 dB
Image Rejection 57 dB @ mean 76 dB @ 70 kHz
Input Range 2 Vpp 1.8 Vpp
Power Dissipation 4.6 mW @ 2 V 2.7 mW @ 1.8 V
Technology 0.25µm CMOS 0.25µm CMOS
Chip area 0.66× 0.59mm2 0.5× 1.4mm2 (inc.pad)
FOM [EBRB03] 9.3× 1015 7.4× 1016
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Figure 7.6.: SNDR vs. input signal level for GPS/Galileo.
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Table 7.2.: IC Performance for GPS/Galileo
Henkel’02 This design
Input IF 1 MHz 4.092 MHz
Bandwidth 1 MHz 2/4 MHz (GPS/Galileo)
Peak SNDR 56.7 dB@100 MHz 52.9/48.4 dB@125 MHz
input DR 63.8 dB@100 MHz 57.5/50.2 dB@125 MHz
Max.Input Signal 2 Vpp 1.8 Vpp
Image Rejection ≥ 40 dB
Power Dissipation 21.8 mW @ 2.7 V 20.5 mW @ 1.8 V
Technology 0.65µm BiCMOS 0.25µm CMOS
Chip area 2.1× 2.9mm2 (inc.pad) 0.37× 0.54mm2(core)
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This work presents the implementation of the CT-QBP Σ∆Ms for low-IF receivers.
There are several integrated receiver architectures such as superheterodyne, zero-IF
(Homodyne) and low-IF receiver. Superheterodyne architecture needs off-chip passive
components which provide filters with a high-Q factor, increasing the cost and power
consumption due to the extra signal buffering with off-chip components. The main
weakness in zero-IF receiver is the DC offsets which are created during the downconver-
sion. Because of this reason, the zero-IF receivers are more susceptible to disturbances
arising from I/Q phase mismatches, nonlinearities and flicker noise than heterodyne
designs. Low-IF receiver architecture is best suited in the wireless applications, be-
cause it is a technique which combines the advantages of the other two architectures.
In the low-IF receiver using polyphase filter, the mirrored signal can be suppressed
with the polyphase filter which is centered around IF. AD conversion based on RBP
Σ∆M or QBP Σ∆M can be applied, but the 4-5 extra bit precision in case of RBP
Σ∆ADC is required more than that of QBP Σ∆M.
Otherwise, CT Σ∆Ms have become very popular in telecommunication applications
over the last years, mainly due to some significant advantages over discrete-time im-
plementations. They do not need anti-aliasing filters and enable high speed implemen-
tations due to relaxed sampling demands.
Therefore, in this work, the implementation of CT-QBP Σ∆M have been focused.
CT-QBP Σ∆M is well suited for the use in low-IF receivers. It directly performs
the AD conversion of complex analog I/Q signals in the signal band around IF and,
therefore, reduces the problem of 1/f noise and DC offsets. In this case, a lower
sampling frequency or a lower Σ∆ modulator order can be implemented resulting in
lower power consumption and smaller chip area for the analog part.
In this work, firstly, the possible design methodologies have been defined and com-
pared. The inverse method is desirable for the design of CT-QBP Σ∆M. Starting from
CT loop filter optimization, the equivalent noise shaping transfer function is finally
calculated and its stability margin is estimated. Because of the optimization in the
CT-domain, this method gives to designer lots of flexibilities for circuit design in the
CT domain. When the ratio of the center frequency to the sampling frequency is not
too much, using the real feedforward or feedback coefficients, the desirable SNR and
stability margin can be obtained, while decreasing circuit complexity and chip area.
In order to estimate the targeted modulator performances, the simulation method by
Matlab code has been presented in Matlab. This is an extension of the Delta-Sigma
Toolbox into the complex domain.
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Next, the polyphase filter with CICFF topology have been proposed, starting from
the consideration of the lowpass filter. CT-QBP Σ∆M with the CICFF topology which
is one of the CIFF topologies, is suited for low power and low voltage applications.
Feedforward coefficients are implemented as the ratios of the feedforward capacitors to
last integrating capacitor. The polyphase filters with the CICFF topology can be ob-
tained by the conventional cross-couplings for moving poles to center frequency, and by
the proposed compensation cross-couplings for moving zeros caused by capacitive feed-
forward, without extra active components. The compensation cross-couplings affects
the modulator stability, especially for a higher center frequency.
The performance of CT-QBP Σ∆Ms can be limited due to non-ideal effects such as
finite GBW and DC gain, excess loop delay and mismatched loop delay, clock jitter,
and DAC nonlinearlity. In this work, the influence of the non-idealities have been
summarized and their compensation or reduction solutions have been proposed.
Finite GBW of the amplifiers affect stability and translation (frequency shifting) to
a wanted center frequency fc of the polyphase filters. The lower GBW of the amplifer,
the less is the stability of the complex integrators and the greater is the deviation
from fc depending on a selection of the integrating scales. It should be noted that
the greater the center frequency, the less is the stability of the complex integrator. In
order to ensure the stability, the use of a lossy complex integrator is desirable. The
deviation from the center frequency can be decreased by inserting the transconductors
in the virtual ground nodes of the amplifiers.
Excess loop delay seriously results in reducing the performance of the CT-QBP
Σ∆Ms, such as stability of the modulator and degradation of the SNR. In CT-QBP
Σ∆Ms, the effect of the excess loop delay increases with the center frequency. In
order to compensate its effect, the additional feedback DAC with unit delay and the
feedforward complex compensation coefficient can be used. Mismatch loop delay of the
I/Q paths makes an aliased noise power in a passband and therefore results in SNR
degradation, causing an extra feedback loop. For a lower center frequency, its effect
significantly can be reduced. It can be completely compensated by using D-latches in
the feedback paths and the compensation scheme for excess loop day.
Clock jitter severely reduces the modulator performance. The closed-form formulas
in CT-QBP Σ∆M with NRZ feedback DAC pulse have been derived. The degradation
of the SNR caused by clock jitter depends on the number of the output bit transitions.
In order to reduce the jitter-induced noise, an optimized noise shaping transfer function
which decreases the number of the bit transitions, and the modified feedback DAC
analog waveforms were used to lowpass CT modulators can be applied.
The mismatch of the unit elements in the multibit DAC bank causes a nonlinear
error of the modulator. In order to reduce the nonlinearity caused by DAC mismatch
in QBP Σ∆Ms, a complex mismatch shaping technique which is based on noise shaping
can become a desirable solution. A first-order complex mismatch shaper have been
proposed which is centered at any center frequency.
Two design prototypes have been shown as examples; one is high resolution, medium
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bandwidth CT-QBP Σ∆M for GSM/EDGE low-IF receiver, and the other is recon-
figurable multimode wideband CT-QBP Σ∆M for GPS/Galileo low-IF receiver. The
modulator prototypes were designed by the CICFF topology and design procedures
conform to the inverse method. The test chips were designed in a 0.25µm CMOS tech-
nology. For GSM/EDGE application, the measurement results demonstrate a SFDR
of 96.0 dB and an image rejection (IR) of 75.8 dB at 70 kHz and -3 dBFS input signal.
The DR of 90.3 dB was achieved with a peak SNDR of 86.8 dB. The measured power
dissipation is less than 2.7 mW at 1.8 V supply voltage. For GPS/Galileo application,
the designed modulator achieved a peak SNDR of 52.9dB for GPS and 48.4 dB for
Galileo.
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A.1. Abbreviations
Abbreviation Meaning
4G Fourth generation of mobile communication
AC Alternating Current
ADC Analog-to-Digital Converter
CICFF Chain of Integrators with Capacitive FeedForward sum-
mation
CIFB Chain of Integrators with distributed FeedBack
CIFF Chain of Integrators with weighted FeedForward summa-
tion
CMOS Complementary Metal Oxide Semiconductor
CT Continuous Time
DAC Digital-to-Analog Converter
DC Direct Current
DR Dynamic Range
DSP Digital Signal Processor
DT Discrete Time
DWA Data-Weighted Average
EDGE Enhanced Data for Global Evolution
ESL Element Selection Logic
FFT Fast Fourier Transformation
fB Bandwidth
fc Center Frequency (Intermediate Frequency)
fs Sampling Frequency
GBW Gain BandWidth product
GPS Global Positioning System
GSM Global System for Mobile communication
HRZ Half delayed RZ
IF Intermediate Frequency
LNA Low Noise Amplifier
LO Local Oscillator
LSB Least Significant Bit
MASH Multi-stAge noise SHaping
139
A. Appendix
MMC Mobile Multimedia Communication
MOSFET Metal oxide semiconductor field effect transistor
MTF Mismatch Transfer Function
NRZ Non-Return-to-Zero
NTF Noise shaping Transfer Function
OSR OverSampling Ratio
OpAmp Operational Amplifier
PDA Personal Digital Assistant
PWM Pulse-Width Modulation
QBP Quadrature BandPass
RBP Real BandPass
RF Radio Frequency
RZ Return-to-Zero
SAW Surface Acoustic Wave
Σ∆M Sigma-Delta Modulator
SC Switched Capacitor
SNDR Signal-to-Noise plus Distortion Ratio
SNR Signal-to-Noise Ratio
SFDR Spurious Free Dynamic Range
STF Signal Transfer Function
UMTS Universal Mobile Telecommunications System
WCDMA Wideband Code Division Multiple Access
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A.2. Subroutine List
-------------------------------------------------------
function [ HPPF, pnum,pden] = CTpolypassfilter()
%%%%% modulator parameters %%%%%%%%%%%%%%%%%
a1=9.0e6; a2=9.0e6; %/ integrator scales
k1=1;k2=1; %/ feedforward coefficients
b1=0.04; %/ feedback coefficient for optimized zero
%%%% Transfer function %%%%%%%%%%%%%%%%%
pnum=[k1*a1 -j*wc*k1*a1+k2*a1*a2];
pden=[1 -2*j*wc -wc^2+a1*a2*b1];
HPPF=tf(pnum,pden);
-------------------------------------------------------
function [ HDT ] = DTFunc( sk1,sk2, A1,A2, alpha,beta, Ts)
zk1 = exp(sk1*Ts);
zk2 = exp(sk2*Ts);
y01=zk1^(1-alpha)-zk1^(1-beta);
y02=zk2^(1-alpha)-zk2^(1-beta);
P1= A1*y01*(1/sk1);
P2= A2*y02*(1/sk2);
numer=[0 P1+P2 -(P1*zk2+P2*zk1)];
denom=[1 -(zk1+zk2) (-zk1)*(-zk2)];
HDT=tf(numer, denom, 0.1);
--------------------------------------------------------
function CTBodeplot(TF,BW)
f = linspace(-BW, BW,10000);
om=2*pi*f;
s = sqrt(-1)*om;
[b,a]=tfdata(TF,’v’);
hs = (polyval((b),s)./polyval((a),s));
subplot(2,1,1);
plot(f, dBV(hs),’g’);
ylabel(’Magnitude (dB)’)
hold on;
subplot(2,1,2);
plot(f, 180/pi*angle(hs),’b’);
xlabel(’Frequency (Hz)’)
ylabel(’Phase’)
hold on;
----------------------------------------------------------
function DTBodeplot(TF,BW,Ts)
f = linspace(-BW, BW,100000);
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om=2*pi*f;
s = sqrt(-1)*om;
[b,a]=tfdata(TF,’v’);
z = exp(s*Ts);
hs = (polyval((b),z)./polyval((a),z));
subplot(2,1,1);
plot(f, dBV(hs),’g’);
plot(f, (hs),’g’);
ylabel(’Magnitude (dB)’)
hold on;
subplot(2,1,2);
plot(f, 180/pi*angle(hs),’b’);
xlabel(’Frequency (Hz)’)
ylabel(’Phase’)
hold on;
------------------------------------------------------------
function NTF_PZ(H,color,markersize,list)
if nargin < 4
list = 0;
if nargin < 3
markersize = 5;
if nargin <2
color = ’b’;
end
end
end
if iscell(color)
pole_fmt = [color{1} ’x’];
zero_fmt = [color{end} ’o’];
else
pole_fmt = [color ’x’];
zero_fmt = [color ’o’];
end
pp = plot(real(p),imag(p),pole_fmt);
set(pp,’markersize’,markersize);
if ~isempty(z)
hold_status = ishold;
if ~hold_status; hold on; end;
zz = plot(real(z),imag(z),zero_fmt);
set(zz,’markersize’,markersize);
if ~hold_status; hold on; end;
end
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% Draw unit circle, real axis and imag axis
hold_status = ishold;
hold on
plot(exp(j*2*pi*(0:0.01:1)));
axis(’equal’);
set(gcf,’NumberTitle’,’off’);
set(gcf,’Name’,’PZ’);
set(gca,’FontSize’, 11);
set(gca, ’Box’, ’on’);
limits = axis;
plot([0 0],limits(3:4),’k:’,limits(1:2),[0 0],’k:’)
xlabel(’Real’)
ylabel(’Image’)
-----------------------------------------------------------
function [v] = PPFsimulateDSM_RjQ(H,G,u,N,nlev)
% simulates a closed loop Sigma Delta Modulator
% with the transfer function noise shaping H, G
% Y(z)=[G(z)*X(z)+E(z)]/(1+Hppf(z)
[HNum,HDen]=tfdata(H,’v’); % split into numerator and denumerator
[GNum,GDen]=tfdata(G,’v’); % split into numerator and denumerator
[HNum,HDen]=eqtflength(HNum,HDen);
[GNum,GDen]=eqtflength(GNum,GDen);
[A,B,C,D]=tf2ss(HNum,HDen); % create complex ABCD Matrix
[GA,GB,GC,GD]=tf2ss(GNum,GDen); % create complex ABCD Matrix
order=length(A);
nx=zeros(order,1); % initialize state vectors for speedup
order=length(GA);
sx=zeros(order,1); % initialize state vectors for speedup
v(1:N)=0;
for i=1:N
sy=GC*sx + GD*u(i);
ny=C*nx + D*v(i);
y=sy - ny;
[v(i)] = PPFds_quantize_complex(y,nlev);
nx = A * nx + B * v(i);
sx = GA * sx + GB * u(i);
end
------------------------------------------------------------
function [v] = PPFds_quantize_complex(y,n)
if nargin<2
n=2;
end
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yre=real(y); yim=imag(y);
if rem(n,2)==0 % mid-rise quantizer
vre = 2*floor(0.5*yre)+1;
vim = 2*floor(0.5*yim)+1;
else % mid-tread quantizer
vre = 2*floor(0.5*(yre+1));
vim = 2*floor(0.5*(yim+1));
end
% Limit the output
L = n-1;
i = vre>L;
if any(i)
vre(i) = L(ones(size(vre(i))));
end
i = vre<-L;
if any(i)
vre(i) = -L(ones(size(vre(i))));
end
L = n-1;
i = vim>L;
if any(i)
vim(i) = L(ones(size(vim(i))));
end
i = vim<-L;
if any(i)
vim(i) = -L(ones(size(vim(i))));
end
v=vre+j*vim; % return complex output
--------------------------------------------------------------
function snr = PPFplotdsmsnr(v,u,N,ftest,fcnorm,fB,R)
t = 0:200;
figure(10); clf; hold on;
subplot(3,1,1);
stairs(t,u(t+1),’r’);
subplot(3,1,2);
plot(t,real(v(t+1)),’b’);
axis([0 200 -1.2 1.2]);
subplot(3,1,3);
plot(t,imag(v(t+1)),’g’);
axis([0 200 -1.2 1.2]);
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f = linspace(-0.5,0.5,N);
echo on
spec(1,:) = fft(v.*hann(N)’)/(N/4);
spec2=fftshift(spec);
echo off; figure; clf; hold on;
plot( f, dbv(spec2(1,1:N)), ’b’)
axis([-0.5 0.5 -160 0]);
xlabel(’Normalized Frequency’)
ylabel(’Output Spectrum (dBFS)’)
snr = calculateSNR(spec(1,ceil(fcnorm-fB/2):ceil(fcnorm+fB/2)),
ceil(ftest-fcnorm+fB/2),10);
---------------------------------------------------------------
function snr = calculateSNR(hwfft,f,nsig)
if nargin<3
nsig = 1;
end
signalBins = [f-nsig+1:f+nsig+1];
signalBins = signalBins(signalBins>0);
signalBins = signalBins(signalBins<=length(hwfft));
s = norm(hwfft(signalBins));
noiseBins = 1:length(hwfft);
noiseBins(signalBins) = [];
n = norm(hwfft(noiseBins));
if n==0
snr = Inf;
else
snr = dbv(s/n);
end
----------------------------------------------------------------
145
A. Appendix
A.3. Publications
• Song-Bok Kim, S. Joeres, and S. Heinen, “A compensation method of the excess
loop delay in continuous-time complex sigma-delta modulators”, 18th European
Conference on Circuit Theory and Design, 2007 (ECCTD07), pp.140-143.
• S. Joeres, Song-Bok Kim, and S. Heinen, “Simulation of quadrature-bandpass
Sigma-Delta analog to digital converters using state space descriptions”, 18th
European Conference on Circuit Theory and Design, 2007 (ECCTD07), pp.886-
889.
• Song-Bok Kim, S. Joeres, N. Zimmermann, M. Robens, R. Wunderlich, and
S. Heinen, “Continuous-Time Quadrature Bandpass Sigma-Delta Modulator for
GPS/Galileo Low-If Receiver”, IEEE International Workshop on Radio-Frequency
Integration Technology, 2007 (RFIT07), pp 127-130.
• Song-Bok Kim, S. Joeres, and S. Heinen, “The Design of Continuous-Time
Quadrature Bandpass Sigma-Delta modulators for Low-IF Receivers”, Workshop
Analog’07 in Freiburg, 2007.
• Song-Bok Kim, T. D. Werth, S. Joeres, R. Wunderlich, and S. Heinen, “Effect
of Mismatched Loop Delay in Continuous-Time Complex Sigma-Delta Modula-
tors”, IEEE Transactions on Circuits and Systems II: Vol.55, No.10, pp.996-1000,
2008.
• Song-Bok Kim, S. Joeres, R. Wunderlich, and S. Heinen, “Complex Mismatch
Shaper for Tree-Structured DAC in Multi-Bit Complex Sigma-Delta Modulators”
15th IEEE International Conference on Electronics, Circuits and Systems, 2008
(ICECS08), pp.328-331.
• Song-Bok Kim, S. Joeres, R. Wunderlich, and S. Heinen, “Continuous-Time
Quadrature Bandpass Sigma-Delta Modulator with Capacitive Feedforward Sum-
mation for GSM/EDGE Low-IF Receiver” 15th IEEE International Conference
on Electronics, Circuits and Systems, 2008 (ICECS08), pp.438-441.
• Song-Bok Kim, S. Joeres, R. Wunderlich, and S. Heinen, “Third-Order Continuous-
Time Quadrature Bandpass Sigma-Delta Modulator for GSM/EDGE Low-IF
Receiver”, Workshop Analog’08 in Berlin, 2008.
• A. Kruth, S. Joeres, A. Neyer, M. Robens, H. Erkens, Song-Bok Kim, D. Bor-
mann, T. D. Werth, N. Zimmermann, R. Wunderlich and S. Heinen, “A Multi-
mode Shared RF Low-Power Receiver Front-End Architecture for Satellite Based
Navigation in 90 nm CMOS”, Workshop Analog’08 in Siegen, pp.19-24, 2008.
146
A.3. Publications
• Song-Bok Kim, M. Robens, S. Joeres, R. Wunderlich and S. Heinen, “A Polyphase
Filter Design for Continuous-Time Quadrature Bandpass Sigma-Delta Modula-
tors”, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol.55,
No.11, pp.3457-3468, Dec.2008.
• Song-Bok Kim, S. Joeres, R. Wunderlich, and S. Heinen, “A 2.7-mW, 90.3-dB DR
Continuous-Time Quadrature Bandpass Sigma-Delta Modulator for GSM/EDGE
Low-IF Receiver in 0.25-µm CMOS”, IEEE Journal of Solid-State Circuits,
Vol.55, No.3, pp.891-900, Mar.2009.
• Song-Bok Kim, YifanWang, and S. Heinen, “Analysis of Clock Jitter in Continuous-
Time Quadrature Bandpass Sigma-Delta Modulators with NRZ Pulses”, 5th
International Conference on Ph.D. Research in Microelectronics & Electronics,
2009 (PRIME09), Cork, Ireland, accepted.
• Song-Bok Kim, M. Robens, R. Wunderlich and S. Heinen, “Performance Limi-
tation by Finite GBW in Continuous-Time Quadrature Bandpass Sigma-Delta
Modulators”, International Symposium on Signals, Circuits and Systems, 2009,
(ISSCS09), Iasi Romania, accepted.
• Song-Bok Kim, R. Wunderlich and S. Heinen, “A Contribution on design meth-
ods for Continuous-Time Quadrature Bandpass Sigma-Delta Modulators”, Semi-
conductor Conference Dresden, 2009, (SCD09), accepted.
147
A. Appendix
A.4. Acknowledgements
First of all, author would like to thank the Gottlieb Daimler-und Karl Benz-stiftung
for the financial support of this thesis.
I am thankful to my supervisor Prof. Dr.-Ing. Stefan Heinen. He gave me the
opportunity to carry out the presented studies and provide kind guidance. I appreciate
his supervision, encouragement and advice in process of last few years. He gave me
lots of opportunities to present my research results in Conferences and Workshops.
Specially, I would like to say to thank my second supervisor, Prof. Dr.-Ing. Maurits
Ortmanns who is a header of Institute of Microelectronics, Ulm University. We have
discussed lots of scientific topics and techniques in CT Sigma-Delta modulators.
I am also thankful to Dr.-Ing. Ralf Wunderlich who has discussed issues concerning
with published papers and Ph.D dissertation and provide me the help in the tape-out
and measurement for test chips.
Of course, I appreciate Dr.-Ing. Stefan Joeres who provided an extended complex
sigma-delta Matlab source code and has discussed lots of things as co-worker.
Thanks for the support of the crew here at the Chair of Integrated Analogue Circuits.
Thanks for endless discussions.
Undoubtedly, I am indebted to my family and IC design and Microelectronics Center
(ICD & MC), the State Academy of Sciences, Pyongyang, DPR Korea for continued
support and encouragement, due to my absence from my motherland throughout few
years of my studies.
148
A.5. Curriculum Vitae
A.5. Curriculum Vitae
Song-Bok Kim
born May, 2nd, 1976
in South Hamgyong, DPR Korea
09.1981 - 08.1985 Primary School, DPR Korea
09.1985 - 08.1991 Middle School, DPR Korea
09.1991 - 08.1992 Preliminary Course, University of Sciences, Pyongyang,
DPR Korea
09.1992 - 04.1998 Student, Department of Microelectronics, in Elec-
tronics and Automation, University of Sciences,
Pyongyang, DPR Korea
BSc.paper: "Readout Circuit from Chemical Sensor Array-
ISFETs"
05.1998 - 10.2000 MSc. Course, Department of Microelectronics,
in Electronics and Automation, University of Sci-
ences, Pyongyang, DPR Korea
MSc.paper: "Nonlinearities and Cancellation in Dual-Slop
Integrating Analog-to-Digital Converter"
10.2000 - 5.2006 IC Design and Microelectronics Center, State
Academy of Sciences, Pyongyang, DPR Korea
Design and tape-out of low power and low supply voltage
mixed-signal ICs for portable applications
Design and tape-out of 33
4
dual-slope integrating analog-to-
digital converter which is controlled by embedded micro-
processor
Design of pipeline analog-to-digital converter with 2Msam-
ples/s, 10bit resolution
Study on discrete-time lowpass sigma-delta modulator for
audio application
6.2006 - present Ph.D. Student, Chair of Integrated Analog Cir-
cuits, RWTH Aachen University, Germany
Design and tape-out of continuous-time quadrature band-
pass sigma-delta modulators for GSM/EDGE and GPS/-
Galileo applications
149
